Fault current reduction structure of multi-level converter and apparatus using the fault current reduction structure
AssigneeUniversity-Industry Foundation (Uif)
InventorsKyeon Hur, Hee Jin Kim, Sang Min Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeUniversity-Industry Foundation (Uif)
InventorsKyeon Hur, Hee Jin Kim, Sang Min Kim
Estimating the term…
Provided are a multi-level converter having more than one converter arm in which a plurality of sub-modules are connected in series, multi-level converter comprising, a first bypass circuit connected in parallel to at least one sub-module included in more than one converter arm on a first side and including a first switching device, a second bypass circuit connected in parallel to more than one converter arm on a second side and including a diode, a second switching device included in more than one converter arm and having a first end connected in series to at least one sub-module and a second end connected to a first end of first bypass circuit at a single node and a third switching device included in more than one converter arm and having a first end connected in series to at least one sub-module and a second end connected to a first end of second bypass circuit at a single node.
A multi-level converter having more than one converter arm in which a plurality of sub-modules are connected in series, the multi-level converter comprising:
A multi-level converter having more than one converter arm in which a plurality of sub-modules are connected in series, the multi-level converter comprising:
A fault current reduction apparatus of a multi-level converter, comprising:
A fault current reduction apparatus of a multi-level converter, comprising:
Dependencies are inferred from the claim text.