Back to results
US 9,866,370 B2Granted
Configurable ASIC-embedded cryptographic processing engine
AssigneeITT Manufacturing Enterprises, Inc.
InventorsBryan Doi, Kevin Osugi, Nhu-Ha Yup, Richard Takahashi
Life of this patent
Estimating the term…
Abstract
Architecture for embedding a cryptographic engine in a processor is disclosed. An ASIC processor is embedded with a programmable processing core, such as an FPGA, with the key register and I/O registers remaining in fixed logic.
Claims23
A programmable encryption device for encrypting plain data into ciphered data, comprising:
- a fixed logic device including:
- an input register for receiving the plain data;
- an output register for delivering the ciphered data;
- fault detection logic to test a field programmable core during run-time to determine a fault condition and fail safe to a known safe state;
- and
- configured to internally authenticate inside the fixed logic, and outside of an FPGA, loading of programming to the field programmable core in the FPGA;
- and
- the field programmable core embedded into the fixed logic device between the input register and the output register for storing and executing an encryption algorithm on the plaintext.
5 more elements
A programmable encryption device, comprising:
- a fixed logic device including fail safe logic and configured to internally authenticate inside the fixed logic, outside of an FPGA, loading of programming to a field programmable core in the FPGA;
- and
- the field programmable core embedded into the fixed logic device between an input register and an output register for storing and executing an encryption algorithm, the fail safe logic to test the field programmable core during run-time to determine a fault condition and disable the device when the fault condition is detected.
A method, comprising:
- receiving plain text into an input register constructed in a non-programmable, fixed logic device;
- authenticating, by the non-programmable, fixed logic device, programming to be loaded into a field-programmable logic device, wherein the non-programmable, fixed logic device authenticates the programming outside of the field-programmable logic device;
- ciphering the plain text into ciphered text using the field-programmable logic device embedded into the non-programmable, fixed logic device between the input register and an output register;
- and using an encryption algorithm stored in the field-programmable logic device;
- and
- delivering the ciphered text into the output register constructed in the non-programmable, fixed logic device.
3 more elements
Dependencies are inferred from the claim text.