High density resistive random access memory (RRAM)
AssigneeSTMicroelectronics S.r.l.
InventorsQing Liu, John Hongguang Zhang
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics S.r.l.
InventorsQing Liu, John Hongguang Zhang
Estimating the term…
A memory cell includes a substrate layer, with a plurality of silicided semiconductor fins stacked on the substrate layer and spaced apart from one another. A first metal liner layer is stacked on the plurality of silicided semiconductor fins and on the substrate layer. A plurality of first contact pillars are stacked on the first metal liner layer adjacent a different respective one of the plurality of silicided semiconductor fins. A configurable resistance structure covers portions of the first metal liner layer that are stacked on the substrate layer and portions of the first metal liner layer that are stacked on each of the plurality of silicided semiconductor fins. A metal fill layer is stacked on the configurable resistance structure. A plurality of second contact pillars ism stacked on the metal fill layer adjacent a space between a different pair of adjacent silicided semiconductor fins of the plurality thereof.
A method of making a memory cell, comprising:
A method, comprising:
A method of making a memory cell, comprising:
Dependencies are inferred from the claim text.