Optimizing fuseROM usage for memory repair
AssigneeTexas Instruments Incorporated
InventorsDevanathan Varadarajan, Harsharaj Ellur
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorsDevanathan Varadarajan, Harsharaj Ellur
Estimating the term…
A memory repair system in an integrated circuit (IC) that optimizes the fuseROM used for memory repair. The IC includes a plurality of memory wrappers. Each memory wrapper includes a memory block with a fuse register and a bypass register. The bypass register have a bypass data that indicates a defective memory wrapper of the plurality of memory wrappers. A fuseROM controller is coupled to the plurality of memory wrappers. A memory bypass chain links the bypass registers in the plurality of memory wrappers with the fuseROM controller. The fuseROM controller loads the bypass data in the memory bypass chain. A memory data chain links the fuse registers in the plurality of memory wrappers with the fuseROM controller. The memory data chain is re-configured to link the fuse registers in a set of defective memory wrappers of the plurality of memory wrappers responsive to the bypass data loaded in the memory bypass chain.
An integrated circuit comprising:
An integrated circuit comprising:
An integrated circuit comprising:
A method of repairing one or more memory wrapper in an integrated circuit comprising:
A method of self repairing one or more memory wrappers on an integrated circuit comprising:
Dependencies are inferred from the claim text.