Systems and methods for detecting and mitigating programmable logic device tampering
AssigneeAltera Corporation
InventorBruce B. Pedersen
Life of this patent
Estimating the term…
Loading patent…
AssigneeAltera Corporation
InventorBruce B. Pedersen
Estimating the term…
Systems and methods are disclosed for preventing tampering of a programmable integrated circuit device. Generally, programmable devices, such as FPGAs, have two stages of operation; a configuration stage and a user mode stage. To prevent tampering and/or reverse engineering of a programmable device, various anti-tampering techniques may be employed during either stage of operation to disable the device and/or erase sensitive information stored on the device once tampering is suspected. One type of tampering involves bombarding the device with a number of false configuration attempts in order to decipher encrypted data. By utilizing a dirty bit and a sticky error counter, the device can keep track of the number of failed configuration attempts that have occurred and initiate anti-tampering operations when tampering is suspected while the device is still in the configuration stage of operation.
A programmable integrated circuit device comprising:
A method of mitigating tampering of a programmable integrated circuit device, the method of comprising:
A programmable integrated circuit device comprising:
A method of mitigating tampering of a programmable integrated circuit device comprising:
Dependencies are inferred from the claim text.