Multi-core processor systems and methods for assigning tasks in a multi-core processor system
AssigneeMediatek Inc.
InventorsYa-Ting Chang, Yu-Ting Chen, Yu-Ming Lin, Jia-Ming Chen, Hung-Lin Chou, Tzu-Jen Lo
Life of this patent
Estimating the term…
Loading patent…
AssigneeMediatek Inc.
InventorsYa-Ting Chang, Yu-Ting Chen, Yu-Ming Lin, Jia-Ming Chen, Hung-Lin Chou, Tzu-Jen Lo
Estimating the term…
A multi-core processor system and a method for assigning tasks are provided. The multi-core processor system includes a plurality of processor cores, configured to perform a plurality of tasks, and each of the tasks is in a respective one of a plurality of scheduling classes. The multi-core processor system further includes a task scheduler, configured to obtain first task assignment information about tasks in a first scheduling class assigned to the processor cores, obtain second task assignment information about tasks in one or more other scheduling classes assigned to the processor cores, and refer to the first task assignment information and the second task assignment information to assign a runnable task in the first scheduling class to one of the processor cores.
A method comprising:
A multi-core processor system, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
No references of this kind are recorded.
By program, e.g. task dispatcher, supervisor, operating system: scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
Indexing scheme relating to G06F9/48: multiproc
Computing and data processing
About 8 years 9 months of term left · ends 15 Jul 2035 (estimated)
Field of the Invention
The invention generally relates to task assignment in a multi-core processor system, and more particularly, to task assignment that cross refers to task assignment information corresponding to multiple scheduling classes at the same time.
Description of the Related Art
The invention will become more fully understood by referring to the following detailed description with reference to the accompanying drawings, wherein:
FIG. 1 is a block diagram of a multi-core processor system 100 according to an embodiment of the invention;
FIG. 2 is a schematic diagram illustrating priority ranges according to an embodiment of the invention;
The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
It should be noted that the term “multi-core processor system” may mean a multi-core system or a multi-processor system, depending upon the actual design. In other words, the proposed task scheduling method may be employed by any of the multi-core system and the multi-processor system. For example, concerning the multi-core system, all of the processor cores may be disposed in one processor core. For another example, concerning the multi-processor system, each of the processor cores may be disposed in one processor core. Hence, each of the clusters may be implemented as a group of processors.
FIG. 1 is a block diagram of a multi-core processor system 100 according to an embodiment of the invention. The multi-core processor system 100 comprises a task scheduler 110, and a plurality of processor cores 120A-120N. FIG. 1 presents a simplified block diagram in which only the elements relevant to the invention are shown. However, the invention should not be limited to what is shown in FIG. 1.