Video decoder architecture for processing out-of-order macro-blocks of a video stream
AssigneeNVIDIA Corporation
InventorsIole Moccagatta, Ignatius B. Tjandrasuwita, Harikrishna M. Reddy
Life of this patent
Estimating the term…
Abstract
A video decoder architecture for processing out-of-order macro-blocks of a video stream. A microcode engine receives compressed data representing macro-blocks of a frame of a video stream, wherein at least one macro-block is received out-of-order. The microcode engine is for buffering the compressed data and for ordering the macro-blocks of the frame in raster scan order. A digital video decoder receives the macro-blocks in raster scan order and is for decoding the macro-blocks.
Claims24
A video decoder architecture for processing out-of-order macro-blocks of a video stream, said video decoder architecture comprising:
- a microcode engine for receiving compressed data representing macro-blocks of a frame of a video stream, wherein at least one macro-block is received out-of-order, wherein said microcode engine is operable to detect said at least one macro-block is received out-of-order, to buffer said compressed data in response to detecting said macro-block is out-of-order, to reorder said macro-blocks of said frame into raster scan order, and to send reordered macro-blocks in said raster scan order to a digital video decoder;
- and
- said digital video decoder for receiving said re-ordered macro-blocks in raster scan order and for decoding said macro-blocks, wherein said digital video decoder comprises circuity that requires said macro-blocks to be received in said raster scan order in order to process said macro-blocks of said video stream.
A method for processing out-of-order macro-blocks of a video stream, said method comprising:
- receiving compressed data representing macro-blocks of a frame of a video stream, wherein at least one macro-block is received out-of-order;
- detecting said at least one macro-block is received out-of-order;
- buffering said compressed data in response to detecting said macro-block is out-of-order;
- ordering said macro-blocks of said frame in raster scan order, wherein said macro-blocks are compressed, said ordering performed by a microcode unit;
- sending reordered macro-blocks in said raster scan order to a decoder unit;
- and
- decoding using said decoder unit said compressed data representing said macro-blocks reordered in said raster scan order, wherein said decoder unit is a separate component from said microcode unit.
A video stream decoder comprising:
- a printed circuit board;
- a connector coupled to said printed circuit board, said connector for removably coupling said video stream decoder to a computer system;
- and
- an integrated circuit coupled to said printed circuit board and coupled to said connector, said integrated circuit comprising:
- a microcode engine for receiving compressed data representing macro-blocks of a frame of a video stream, wherein at least one macro-block is received out-of-order, wherein said microcode engine is operable to detect said at least one macro-block is received out-of-order, to buffer said compressed data in response to detecting said macro-block is out-of-order, and to reorder said macro-blocks of said frame into raster scan order and to send reordered macro-blocks in said raster scan order to a digital video decoder,
- said digital video decoder for receiving said macro-blocks in raster scan order and for decoding said macro-blocks, wherein said digital video decoder comprises circuity that requires said macro-blocks to be received in said raster scan order in order to process said macro-blocks of said video stream.
Dependencies are inferred from the claim text.