Memory device including delay circuit having gate insulation films with thicknesses different from each other
AssigneeSamsung Electronics Co., Ltd.
InventorsHo-sung Yoon, Doo-young Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsHo-sung Yoon, Doo-young Kim
Estimating the term…
Provided is a memory device including a delay circuit having gate insulation films with thicknesses different from each other. The memory device includes a delay circuit configured to input an input signal and output an output signal, and circuit blocks configured to control an operation of reading or writing memory cell data in response to the input signal or the output signal. One of transistors constituting a circuit block has a gate insulation film having such a thickness that an effect of negative biased temperature instability (NBTI) or positive biased temperature instability (PBTI) on the transistors is minimized. The delay circuit may be affected little by a shift in a threshold voltage that may be caused by NTBI or PBTI, and thus, achieve target delay time.
A delay circuit comprising:
A delay circuit comprising:
A delay circuit comprising:
Dependencies are inferred from the claim text.