Interface control circuit, memory system, and method of controlling an interface control circuit
AssigneeSony Corporation
InventorsNaohiro Adachi, Yoshiyuki Shibahara, Yasushi Fujinami
Life of this patent
Estimating the term…
Abstract
Disclosed is an interface control circuit including an error detection unit, an error correction unit, and an adjustment control unit. The error detection unit is configured to detect whether an error occurs in error correction coded data transmitted via an interface. The error correction unit is configured to execute error correction processing of correcting the error when the error occurs. The adjustment control unit is configured to start adjustment processing of adjusting a transmission characteristic of the interface when the error occurs.
Claims29
A memory control circuit comprising:
- a control interface that is configured to
- receive error correction coded data from a memory device, and
- transmit the error correction coded data;
- an error detection unit configured to
- receive the error correction coded data that is transmitted by the control interface, and
- detect whether an error occurs in the error correction coded data;
- and
- responsive to detecting that the error occurs in the error correction coded data, output a detection result;
- an error correction unit that is configured,
- to execute error correction processing of correcting the error in the error correction coded data based on the detection result;
- and
- an adjustment control unit is configured to start adjustment processing of adjusting a communication characteristic of the control interface or a memory interface of the memory device based on the detection result.
A memory system comprising:
- a memory device including a memory interface that is configured to transmit error correction coded data;
- and
- a memory control circuit including
- a control interface that is configured to
- receive the error correction coded data from the memory device, and
- transmit the error correction coded data,
- an error detection unit configured to
- receive the error correction coded data that is transmitted by the control interface,
- detect whether an error occurs in the error correction coded data, and
- responsive to detecting that the error occurs in the error correction coded data, output a detection result;
- an error correction unit that is configured
- to execute error correction processing of correcting the error in the error correction coded data based on the detection result;
- and
- an adjustment control unit is configured to start adjustment processing of adjusting a communication characteristic of the control interface or the memory interface based on the detection result.
A method of controlling a memory control circuit, the method comprising:
- receiving, by a control interface of the memory control circuit, error correction coded data transmitted from a memory device;
- detecting, by an error detection unit of the memory control circuit, whether an error occurs in the error correction coded data;
- outputting a detection result in response to detecting that the error occurs in the error correction coded data;
- executing, by an error correction unit, error correction processing of correcting the error in the error correction coded data based on the detection result;
- and
- starting, by an adjustment control unit, adjustment processing of adjusting a communication characteristic of the control interface or a memory interface of the memory device based on the detection result.
Dependencies are inferred from the claim text.