CMOS and pressure sensor integrated on a chip and fabrication method
AssigneeNXP USA, Inc.
InventorsLianjun Liu, Amitava Bose
Life of this patent
Estimating the term…
Loading patent…
AssigneeNXP USA, Inc.
InventorsLianjun Liu, Amitava Bose
Estimating the term…
A device comprises a silicon-on-insulator (SOI) substrate having first and second silicon layers with an insulator layer interposed between them. A structural layer, having a first conductivity type, is formed on the first silicon layer. A well region, having a second conductivity type opposite from the first conductivity type, is formed in the structural layer, and resistors are diffused in the well region. A metallization structure is formed over the well region and the resistors. A first cavity extends through the metallization structure overlying the well region and a second cavity extends through the second silicon layer, with the second cavity stopping at one of the first silicon layer and the insulator layer. The well region interposed between the first and second cavities defines a diaphragm of a pressure sensor. An integrated circuit and the pressure sensor can be fabricated concurrently on the SOI substrate using a CMOS fabrication process.
A device comprising:
A method of fabricating a pressure sensor comprising:
A device comprising:
Dependencies are inferred from the claim text.