System-on-chip including multi-core processor and thread scheduling method thereof
AssigneeSamsung Electronics Co., Ltd.
InventorsGyeongtaek Lee, Seungkyu Kim, Jieun Park, WonJoon Jang
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsGyeongtaek Lee, Seungkyu Kim, Jieun Park, WonJoon Jang
Estimating the term…
A scheduling method of a system-on-chip including a multi-core processor includes detecting a scheduling request of a thread to be executed in the multi-core processor, and detecting a calling thread having the same context as the scheduling-requested thread among threads that are being executed in the multi-core processor. The method includes reassigning or resetting the scheduling-requested thread according to performance of a core to execute the calling thread having the same context.
A scheduling method of a system-on-chip including a multi-core processor, the scheduling method comprising:
A system-on-chip comprising:
A handheld mobile device comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
By program, e.g. task dispatcher, supervisor, operating system: scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
To service a request: the resource being a machine, e.g. CPUs, Servers, Terminals
The resource being a machine, e.g. CPUs, Servers, Terminals: considering data affinity
Allocation of resources, e.g. of the central processing unit [CPU]: where the allocation takes into account power or heat criteria
About 8 years 7 months of term left · ends 26 May 2035 (estimated)
This US non-provisional patent application claims priority under 35 USC §119 to Korean Patent Application No. 10-2014-0115318, filed on Sep. 1, 2014, the disclosure of which is incorporated by reference in its entirety herein.
Technical Field
Embodiments of the present disclosure relate to semiconductor devices and, more particularly, to a system-on-chip (SoC) including a multi-core processor and a thread management method thereof.
The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and form a part of this specification. The drawings illustrate exemplary embodiments of the disclosure and, together with the description, serve to explain principles of the disclosure. In the drawings:
FIG. 1 is a block diagram of a mobile device according to an embodiment of the inventive concept;
FIG. 2 is a block diagram illustrating a structure of a multi-core processor in FIG. 1;
Embodiments of the inventive concept will be described in detail with reference to the accompanying drawings. The inventive concept, however, may be embodied in various different forms, and should not be construed as being limited only to the illustrated embodiments. Rather, these embodiments are provided as examples so that this disclosure will be thorough and complete, and will fully convey the concept of the inventive concept to those skilled in the art. Accordingly, known processes, elements, and techniques are not described with respect to some of the embodiments of the inventive concept. Unless otherwise noted, like reference numerals denote like elements throughout the attached drawings and written description, and thus descriptions will not be repeated.
It will be understood that, although the terms “first”, “second”, “third”, etc., may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the inventive concept.
Spatially relative terms, such as “beneath”, “below”, “lower”, “under”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” or “under” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary terms “below” and “under” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.