Back to results
US 9,613,232 B1Granted
Digital signal processing blocks with embedded arithmetic circuits
AssigneeAltera Corporation
InventorMartin Langhammer
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeAltera Corporation
InventorMartin Langhammer
Estimating the term…
A specialized processing block on an integrated circuit includes a first and second arithmetic operator stage, an output coupled to another specialized processing block, and configurable interconnect circuitry which may be configured to route signals throughout the specialized processing block, including in and out of the first and second arithmetic operator stages. The configurable interconnect circuitry may further include multiplexer circuitry to route selected signals. The output of the specialized processing block that is coupled to another specialized processing block together with the configurable interconnect circuitry reduces the need to use resources outside the specialized processing block when implementing mathematical functions that require the use of more than one specialized processing block. An example for such mathematical functions include the implementation of vector (dot product) operations, FIR filters, or sum-of-product operations.
An integrated circuit, comprising:
A method of operating an integrated circuit that includes first and second specialized processing blocks, comprising:
A method of operating a first specialized processing block on an integrated circuit, wherein the first specialized processing block is coupled to second and third specialized processing blocks on the integrated circuit, the method comprising:
Dependencies are inferred from the claim text.