Back to results
US 9,544,231 B2Granted
Packet processing VLIW action unit with OR-multi-ported instruction memory
AssigneeTexas Instruments Incorporated
InventorsPatrick William Bosshart, Hun-Seok Kim
Life of this patent
Estimating the term…
Abstract
An embodiment of the invention includes a memory and apparatus for packet processing in a switching network. The memory includes a plurality of words where each word includes a plurality of bits. Each word in the plurality of words is addressed by separate and distinct read address. A logic circuit performs a logical “OR” function on all the bit in all the words addressed by the separate and distinct read addresses and outputs a result.
Claims2
An apparatus for packet processing in a switching network comprising:
- a memory, the memory comprising:
- a plurality of words wherein each word in the plurality of words has a plurality of bits wherein each word in the plurality of words is addressed by separate and distinct read address;
- a logic circuit wherein all bits in the plurality of bits in each word in the plurality of words addressed by a separate and distinct read address are logically ORed together;
- wherein a result of ORing all bits in the plurality of bits in each word in the plurality of words addressed by a separate and distinct read address is output by the logic circuit;
- wherein each of the read addresses further comprises:
- an address ingress/egress bit wherein when the address ingress/egress bit is true the read address is associated with an ingress pipeline;
- wherein when the address ingress/egress bit is false the read address is associated with an egress pipeline;
- wherein an ingress wordline is enabled when the address ingress/egress bit is true;
- and
- wherein an egress wordline is enabled when the address ingress/egress bit is false.
7 more elements
An apparatus for packet processing in a switching network comprising:
- a memory, the memory comprising:
- a plurality of words wherein each word in the plurality of words has a plurality of bits wherein each word in the plurality of words is addressed by separate and distinct read address;
- a logic circuit wherein all bits in the plurality of bits in each word in the plurality of words addressed by a separate and distinct read address are logically ORed together;
- wherein a result of ORing all bits in the plurality of bits in each word in the plurality of words addressed by a separate and distinct read address is output by the logic circuit;
- a plurality of data processors coupled to the memory;
- receiving circuitry, the receiving circuitry being operable to receive packet headers vectors wherein each packet header vector comprises a plurality of header words;
- wherein the plurality of data processors comprises at least one processor for each header word;
- wherein the at least one data processor for each header word receives instructions from an instruction word;
- and
- wherein each data processor in the plurality of data processors operates on a separate and distinct header word from the plurality of header words.
7 more elements
Dependencies are inferred from the claim text.