Hard input low density parity check decoder
AssigneeAvago Technologies General IP (Singapore) Pte. Ltd.
InventorNils Graef
Life of this patent
Estimating the term…
Loading patent…
AssigneeAvago Technologies General IP (Singapore) Pte. Ltd.
InventorNils Graef
Estimating the term…
A hard input low density parity check decoder is provided that shares logic between a bit-flipping decoder and a syndrome calculator. The hard-decision decoder decodes one or more error-correcting (EC) codewords and comprises a bit-flipping decoder that flips one or more bit nodes connected to one or more unsatisfied parity checks; and a syndrome calculator that performs a parity check to determine whether the bit-flipping decoder has converged on a valid codeword, wherein the bit-flipping decoder and the syndrome calculator share one or more logic elements. The decoder optionally includes means for updating a parity check equation of each flipped bit. Error-correcting (EC) codewords are decoded by flipping one or more bit nodes connected to one or more unsatisfied parity checks; and updating one or more parity check equations associated with the one or more bit nodes each time the one or more bit nodes are flipped. The parity check equations are updated whenever a bit is updated. The exemplary method terminates based on a predefined syndrome output.
A hard-decision decoder for decoding one or more error-correcting (EC) codewords, said decoder comprising:
A method for decoding one or more error-correcting (EC) codewords, said method comprising:
A method for decoding one or more error-correcting (EC) codewords, said method comprising:
Dependencies are inferred from the claim text.