Back to results
US 9,543,950 B2Granted
High speed complementary NMOS LUT logic
AssigneeLattice Semiconductor Corporation
InventorsBrad Sharpe-Geisler, Senani Gunaratna, Ting Yew
Life of this patent
Estimating the term…
Abstract
A programmable logic is provided that uses only NMOS pass transistors to pass a true output signal to an internal true node and to pass a complement output signal to an internal complement node. The internal true and complement nodes are cross-coupled through PMOS transistors so that the discharge of one of the internal true and complement nodes switches on a corresponding one of the cross-coupled PMOS transistors to charge a remaining one of the internal true and complement nodes.
Claims18
A programmable logic device, comprising:
- a plurality of first lookup tables (LUTs) configured to form a larger lookup table, each first LUT having a true output node and a complement output node;
- a first plurality of NMOS pass transistors coupled between the true output nodes of the first LUTs and an internal true node;
- a second plurality of NMOS pass transistors coupled between the complement output nodes of the first LUTs and an internal complement node;
- a decoder configured to decode two input signals into four decoded signals, and wherein each lookup table is configured to ground one of its true and complement output nodes responsive to processing the four decoded signals;
- and
- a pair of PMOS transistors cross-coupled between the internal true node and the internal complement node and having their sources tied to a power supply node.
3 more elements
A method, comprising:
- processing a first plurality of decoded input signals through a plurality of lookup tables to produce a true output signal and a complement output signal from each lookup table;
- controlling a network of NMOS pass transistors with a second plurality of input signals to selectively pass one of the true output signals to an internal true node and to selectively pass one of the complement output signals to an internal complement node such that a selected node from the internal true and complement nodes is discharged;
- and
- charging a remaining one of the internal true and complement nodes to a power supply voltage responsive to the discharge of the selected node, wherein processing the first plurality of decoded input signals through the plurality of lookup tables to produce the true output signal and the complement output signal from each lookup table comprises each lookup table discharging a selected one of its true output signal and its complement output signal while floating a remaining one of its true output signal and its complement output signal.
1 more element
A programmable logic device, comprising:
- a plurality of first lookup tables (LUTs) organized to form a larger lookup table, each first LUT having a true output node and a complement output node, wherein each first LUT is configured to process a plurality of decoded input signals to discharge a selected one of its true and complement output nodes while allowing a remaining one of its true and complement output nodes to float;
- a first plurality of NMOS pass transistors coupled between the true output nodes of the first LUTs and an internal true node;
- a second plurality of NMOS pass transistors coupled between the complement output nodes of the first LUTs and an internal complement node;
- and
- a feedback circuit coupled between the internal true node and a true output signal node, the feedback circuit being configured to charge the internal true node to a power supply voltage responsive to a discharge of the internal complement node, wherein the feedback circuit comprises a serial pair of inverters coupled between the internal true node and a true output node, and a serial pair of feedback PMOS transistors coupled between the power supply node and the internal true node, and wherein a final inverter in the serial pair of inverters is configured to drive a gate of a first one of the feedback PMOS transistors.
2 more elements
Dependencies are inferred from the claim text.