System and method for performing hardware prefetch tablewalks having lowest tablewalk priority
AssigneeVia Alliance Semiconductor Co., Ltd.
InventorColin Eddy
Life of this patent
Estimating the term…
Loading patent…
AssigneeVia Alliance Semiconductor Co., Ltd.
InventorColin Eddy
Estimating the term…
A hardware prefetch tablewalk system for a microprocessor including a tablewalk engine that is configured to perform hardware prefetch tablewalk operations without blocking software-based tablewalk operations. Tablewalk requests include a priority value, in which the tablewalk engine is configured to compare priorities of requests in which a higher priority request may terminate a current tablewalk operation. Hardware prefetch tablewalk requests having the lowest possible priority so that they do not bump higher priority tablewalk operations and are bumped by higher priority tablewalk requests. The priority values may be in the form of age values indicative of relative ages of operations being performed. The microprocessor may include a hardware prefetch engine that performs boundless hardware prefetch pattern detection that is not limited by page boundaries to provide the hardware prefetch tablewalk requests.
A hardware prefetch tablewalk system for a microprocessor, comprising:
A microprocessor, comprising:
The microprocessor of claim [1] 9, wherein said tablewalk engine pauses a hardware prefetch tablewalk operation to avoid performing an operation that is not allowed.
A method capable of performing a hardware prefetch tablewalk for a microprocessor, comprising:
Dependencies are inferred from the claim text.