# US 9,520,414 B2 · Thin film transistor array substrate and method for manufacturing the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 9,520,414 B2
- Document ID: US9520414B2
- Status: Granted
- Kind: B2
- Application number: 14/370,774
- Filed: 2014-06-18
- Published: 2015-12-24
- Granted: 2016-12-13
- Earliest claimed: 2014-06-12
- Assignees: Shenzhen China Star Optoelectronics Technology Co., Ltd.
- Applicants: Shenzhen China Star Optoelectronics Technology Co., Ltd.
- Inventors: Cong Wang; Ming-Hung Shih; Peng Du
- Web page: https://patentgrep.com/patent/US9520414B2

## CPC

- H10D 86/60: wherein the TFTs are in active matrices
- G02F 1/1362: Active matrix addressed cells {(G02F1/134336, G02F1/134363 take precedence)}
- H10D 86/021: {of multiple TFTs}
- H10D 86/441: {Interconnections, e.g. scanning lines}
- H10D 86/40: characterised by multiple TFTs
- H10K 59/1213: {the pixel elements being TFTs}
- H10K 59/124: Insulating layers formed between TFT elements and OLED elements
- H10K 59/131: Interconnections, e.g. wiring lines or terminals
- H10D: INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- G02F: OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- H10K: ORGANIC ELECTRIC SOLID-STATE DEVICES

## Abstract

The present invention proposes a TFT array substrate includes: a substrate; scan lines on the substrate; data lines intercrossing with the scan lines; a first insulating layer between the scan lines and the data lines; a second insulating layer on the first insulating layer and covering the data lines; a common electrode layer on the second insulating layer, comprising first holes located above the data lines. The first holes uncover the second insulating layer. The present invention decreases parasitic capacitance between the common electrode layer and data lines and between the common electrode layer and scan lines by decreasing overlaping sections between a common electrode layer and the data lines and between the common electrode layer and the scan lines. Therefore load of the data lines and the scan lines decreases, charge efficiency of the pixels increases, and display effect of an LCD panel is therefore improved.

## Claims

### Claim 1

A thin film transistor (TFT) array substrate comprising:
a substrate;
scan lines on the substrate;
data lines intercrossing with the scan lines;
a first insulating layer between the scan lines and the data lines;
a second insulating layer on the first insulating layer and covering the data lines;
a common electrode layer on the second insulating layer, comprising a plurality of first holes located above the data lines, wherein the plurality of first holes uncover the second insulating layer,
wherein the first insulating layer is only set where the scan line and the data line overlaps.

### Claim 2 (depends on 1)

The TFT array substrate of claim 1, wherein the common electrode layer comprises a plurality of second holes located above the scan lines, and the plurality of second holes uncover the second insulating layer.

### Claim 3 (depends on 1)

The TFT array substrate of claim 1, wherein each first hole is shaped as a tangular, and a width of each first hole is the same as a width of the data line.

### Claim 4 (depends on 1)

The TFT array substrate of claim 1, wherein the plurality of first holes locate right above of the data lines.

### Claim 5 (depends on 3)

The TFT array substrate of claim 3, wherein the plurality of first holes locate right above of the data lines.

### Claim 6 (depends on 2)

The TFT array substrate of claim 2, wherein each second hole is shaped as a tangular, and a width of each second hole is the same as a width of the scan line.

### Claim 7 (depends on 2)

The TFT array substrate of claim 2, wherein the plurality of second holes locate right above the scan lines.

### Claim 8 (depends on 6)

The TFT array substrate of claim 6, wherein the plurality of second holes locate right above the scan lines.