# US 9,519,377 B2 · Gate driving circuit, array substrate, display device and driving method

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 9,519,377 B2
- Document ID: US9519377B2
- Status: Granted
- Kind: B2
- Application number: 14/649,274
- Filed: 2014-09-02
- Published: 2016-09-15
- Granted: 2016-12-13
- Earliest claimed: 2014-06-18
- Assignees: Boe Technology Group Co., Ltd.; Chengdu Boe Optoelectronics Technology Co., Ltd.
- Applicants: Boe Technology Group Co., Ltd.; Chengdu Boe Optoelectronics Technology Co., Ltd.
- Inventors: Bin Ji
- Web page: https://patentgrep.com/patent/US9519377B2

## CPC

- G11C 19/287: {Organisation of a multiplicity of shift registers}
- G06F 3/0412: {Digitisers structurally integrated in a display}
- G06F 3/04166: {Details of scanning methods, e.g. sampling time, grouping of sub areas or time sharing with display driving (Synchronisation with the driving of the display or the backlighting unit to avoid interferences generated internally G06F3/04184)}
- G06F 3/04184: {Synchronisation with the driving of the display or the backlighting unit to avoid interferences generated internally}
- G09G 3/3674: {Details of drivers for scan electrodes}
- G09G 3/3677: {suitable for active matrices only}
- G09G 2300/0413: Details of dummy pixels or dummy lines in flat panels
- G09G 2310/0286: Details of a shift registers arranged for use in a driving circuit
- G09G 2310/08: Details of timing specific for flat panels, other than clock recovery
- G11C: STATIC STORES (semiconductor memory devices H10B)
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

The present disclosure relates to a field of fabrication of liquid crystal display, and more particularly, provides a gate driving circuit, an array substrate, a display device and a driving method. For the problem that TSP signal acquisition of each frame is scanned at a fixed time such that dark lines might appear as viewed by human eyes, the present disclosure provides delay shift modules in at least two different positions, and controls whether they operate or not by a switch control module, an effect of staggering a predetermined time for which a panel suspends operation between adjacent frames is achieved. The present disclosure can stagger the predetermined time for which the touch screen panel suspends operation within adjacent odd and even frames, so as to solve the problem of the dark lines as viewed by human eyes.

## Claims

### Claim 1

A gate driving circuit, comprising a plurality of shift register units connected in cascade, wherein, the gate driving circuit further comprises:
at least two delay shift modules, each delay shift module being located between adjacent shift register units, and at least one cascaded shift register unit being further provided between the delay shift modules; and
a switch control module respectively connected with the delay shift modules, the switch control module being used for controlling different delay shift modules to be connected between the adjacent shift register units between adjacent frames, and enabling transmission of a gate line drive signal to skip other delay shift modules not connected therein within each frame;
the delay shift module being used for suspending a clock signal connected with the delay shift module for a predetermined time when connected between the adjacent shift register units, storing the gate line drive signal from a shift register unit at an adjacent previous stage within the predetermined time for which the clock signal is suspended, and transmitting the gate line drive signal to a shift register unit at an adjacent next stage after the clock signal is restored.

### Claim 2 (depends on 1)

The gate driving circuit according to claim 1, wherein, the switch control module includes a group of switch elements corresponding to each of the delay shift modules, each group of switch elements being used for outputting a switch control signal to a delay shift module corresponding thereto, the switch control signal controlling the delay shift module to be connected between the adjacent shift register units, or enabling the transmission of the gate line drive signal to skip the delay shift module.

### Claim 3 (depends on 2)

The gate driving circuit according to claim 2, wherein, each group of switch elements include a first switch element and a second switch element; in a group of switch elements corresponding to a delay shift module between shift register unit at an (N−1)-th stage and that at an N-th stage, a first terminal of the first switch element and a first terminal of the second switch element are both connected with an output terminal of the shift register unit at the (N−1)-th stage; a second terminal of the first switch element is connected with an input terminal of the delay shift module; an output terminal of the delay shift module is connected with an input terminal of the shift register unit at the N-th stage; a second terminal of the second switch element is connected with an output terminal of the shift register unit at the N-th stage; a control terminal of the first switch element is connected with a first control signal line, and a control terminal of the second switch element is connected with a second control signal liner, N being an integer no less than 2.

### Claim 4 (depends on 3)

The gate driving circuit according to claim 3, wherein, the delay shift module includes a first shift register unit and a second shift register unit connected in cascade, the two shift register units being connected in cascade between the shift register unit at the (N−1)-th stage and that at the Nth stage, an input terminal of the first shift register unit serving as the input terminal of the delay shift module, and an output terminal of the second shift register unit serving as the output terminal of the delay shift module, the input terminal of the first shift register unit being connected with the output terminal of the shift register unit at the (N−1)-th stage via the first switch element; the output terminal of the first shift register unit and a reset terminal of the second shift register unit being connected with the output terminal of the shift register unit at the N-th stage and a reset terminal of the shift register unit at the (N−1)-th stage at one point, and N being an integer no less than 2.

### Claim 5 (depends on 2)

The gate driving circuit according to claim 2, wherein, the switch element is a thin film field-effect transistor.

### Claim 6 (depends on 1)

An array substrate, wherein, the array substrate comprises the gate driving circuit according to claim 1.

### Claim 7 (depends on 6)

A display device, wherein, the display device comprises the array substrate according to claim 6.

### Claim 8

A driving method for use in the gate driving circuit according to claim wherein, the method comprises:
controlling different delay shift modules to be connected between adjacent shift register units, between adjacent frames, by a switch control module;
enabling transmission of a gate line drive signal to skip other delay shift modules not connected therein, within each frame, by the switch control module.

### Claim 9 (depends on 8)

The driving method according to claim 8, wherein, when the delay shift module is connected between the adjacent shift register units, a clock signal connected with the delay shift module is suspended for a predetermined time, and a touch scanning stage is entered within the predetermined time for which the clock signal is suspended.

### Claim 10 (depends on 8)

The driving method according to claim 8, wherein, the switch control module includes a group of switch elements corresponding to each of the delay shift modules, each group of switch elements including a first switch element and a second switch element; in a group of switch elements corresponding to a delay shift module between shift register units at an (N−1)-th stage and an N-th stage, a first terminal of the first switch element and a first terminal of the second switch element are both connected with an output terminal of the shift register unit at the (N−1)-th stage; a second terminal of the first switch element is connected with a gate line drive signal input terminal of the delay shift module: a gate line drive signal output terminal of the delay shift module is connected with an input terminal of the shift register unit at the N-th stage; a second terminal of the second switch element is connected with an output terminal of the shift register unit at the N-th stage; a control terminal of the first switch element is connected with a first control signal line, and a control terminal of the second switch element is connected with a second control signal line;
the controlling different delay shift modules to be connected between adjacent shift register units, between adjacent frames, by a switch control module specifically includes:
controlling the output terminal of the shift register unit at the (N−1)-th stage to be connected with the input terminal of the delay shift module by the first switch element at a start time of the predetermined time for which the clock signal is suspended, within a frame, the delay shift module being connected between the adjacent shift registers, and other delay shift modules controlling the output terminal of the shift register unit at the (N−1)-th stage to be connected with the input terminal of the shift register at the N-th stage by the second switch element, N being an integer no less than 2.

### Claim 11 (depends on 10)

The driving method according to claim 10, wherein, when the delay shift module is connected between the adjacent shift register units, the first control signal line controls the first switch element to be ON before output of the clock signal is suspended for a clock cycle, and controls the first switch element to be ON after the output of the clock signal is restored for a clock cycle.