# US 9,519,197 B1 · Liquid crystal display substrate and liquid crystal display panel having the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 9,519,197 B1
- Document ID: US9519197B1
- Status: Granted
- Kind: B1
- Application number: 14/992,136
- Filed: 2016-01-11
- Published: 2016-12-29
- Granted: 2016-12-13
- Earliest claimed: 2015-06-23
- Assignees: Samsung Display Co., Ltd.
- Applicants: Samsung Display Co., Ltd.
- Inventors: Yun-Hee Kwak; Yu-Jin Jeon; Sung-Chul Hong
- Web page: https://patentgrep.com/patent/US9519197B1

## CPC

- G02F 1/136286: {Wiring, e.g. gate line, drain line}
- G02F 1/134309: {characterised by their geometrical arrangement}
- G02F 1/1368: in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)}
- G02F 1/134345: {Subdivided pixels, e.g. for grey scale or redundancy}
- H10D 86/441: {Interconnections, e.g. scanning lines}
- H10D 86/60: wherein the TFTs are in active matrices
- G02F: OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- H10D: INORGANIC ELECTRIC SEMICONDUCTOR DEVICES

## Abstract

A liquid crystal display substrate includes a gate line, a data line a switching element and a pixel electrode each provided in plural. The pixel electrodes include first to fourth pixel electrodes. The first pixel electrode is connected to a first gate line and a first data line. The second pixel electrode is connected to the first gate line and a second data line adjacent to the first data line. The third pixel electrode is connected to a second gate line adjacent to the first gate line and the first data line. The fourth pixel electrode is connected to the second gate line and the second data line. The first gate line overlaps the first and second pixel electrodes and the second gate line overlaps the third and fourth pixel electrodes. Sizes of the first to fourth pixel electrodes are different from one another.

## Claims

### Claim 1

A liquid crystal display substrate comprising:
a plurality of gate lines each extending in a first direction;
a plurality of data lines each extending in a second direction crossing the first direction;
a plurality of switching elements respectively electrically connected to a gate line among the plurality of gate lines and a data line among the plurality of data lines; and
a plurality of pixel electrodes electrically connected to the plurality of switching elements, respectively,
wherein the pixel electrodes include:
a first pixel electrode connected to a first gate line and to a first data line;
a second pixel electrode connected to the first gate line to which the first pixel electrode is connected and to a second data line adjacent to the first data line;
a third pixel electrode connected to a second gate line adjacent to the first gate line and to the first data line to which the first pixel electrode is connected; and
a fourth pixel electrode connected to the second gate line to which the third pixel electrode is connected and to the second data line to which the second pixel electrode is connected,
wherein the first gate line overlaps the first and second pixel electrodes, and the second gate line overlaps the third and fourth pixel electrodes, and
wherein planar sizes of the first, second, third and fourth pixel electrodes are different from one another.

### Claim 2 (depends on 1)

The liquid crystal display substrate of claim 1, wherein
the first and second pixel electrodes are arranged along the first direction, and
the third and fourth pixel electrodes are arranged along the first direction and are adjacent to the first and second pixel electrodes along the second direction.

### Claim 3 (depends on 2)

The liquid crystal display substrate of claim 2, wherein
in the second direction,
lengths of the first and second pixel electrodes are substantially the same as each other, and lengths of the third and fourth pixel electrodes are substantially the same as each other, and
the lengths of the first and second pixel electrodes are greater than the lengths of the third and fourth pixel electrodes, and
in the first direction,
widths of the first and third pixel electrodes are substantially the same as each other, and widths of the second and fourth pixel electrodes are substantially the same as each other, and
the widths of the first and third pixel electrodes are greater than widths of the second and fourth pixel electrodes.

### Claim 4 (depends on 3)

The liquid crystal display substrate of claim 3, wherein in order, the first, second, third and fourth pixel electrodes correspond to first, second, third and fourth color areas.

### Claim 5 (depends on 4)

The liquid crystal display substrate of claim 4, wherein the first, second, third and fourth color areas are red, green, blue and white areas, respectively.

### Claim 6 (depends on 4)

The liquid crystal display substrate of claim 4, wherein pixel electrodes adjacent in the second direction are disposed between two data lines adjacent in the first direction.

### Claim 7 (depends on 6)

The liquid crystal display substrate of claim 6, wherein
the first and third pixel electrodes adjacent in the second direction are disposed between the first and second data lines adjacent in the first direction, and
the second and fourth pixel electrodes adjacent in the second direction are disposed between the second data line and a third data line adjacent in the first direction.

### Claim 8 (depends on 4)

The liquid crystal display substrate of claim 4, wherein
the first color area is divided into a first upper color area and a first lower color area by the first gate line,
the second color area is divided into a second upper color area and a second lower color area by the first gate line,
the third color area is divided into a third upper color area and a third lower color area by the second gate line, and
the fourth color area is divided into a fourth upper color area and a fourth lower color area by the second gate line.

### Claim 9 (depends on 8)

The liquid crystal display substrate of claim 8, wherein each of the first to fourth pixel electrodes defines:
a respective one of first to fourth upper pixel electrodes corresponding to the first to fourth upper color areas, and
a respective one of first to fourth lower pixel electrodes corresponding to the first to fourth lower color areas.

### Claim 10 (depends on 9)

The liquid crystal display substrate of claim 9, wherein
the first upper pixel electrode and the first lower pixel electrode are symmetric with respect to the first gate line,
the second upper pixel electrode and the second lower pixel electrode are symmetric with respect to the first gate line,
the third upper pixel electrode and the third lower pixel electrode are symmetric with respect to the second gate line, and
the fourth upper pixel electrode and the fourth lower pixel electrode are symmetric with respect to the second gate line.

### Claim 11

A liquid crystal display panel comprising:
a unit pixel provided in plural and comprising a first color area, a second color area, a third color area and a fourth color area;
a plurality of gate lines each extending in a first direction;
a plurality of data lines each extending in a second direction crossing the first direction;
a plurality of switching elements respectively electrically connected to a gate line among the plurality of gate lines and a data line among the plurality of data lines; and
a plurality of pixel electrodes electrically connected to the plurality of switching elements, respectively,
wherein the pixel electrodes include:
a first pixel electrode connected to a first gate line and to a first data line;
a second pixel electrode connected to the first gate line to which the first pixel electrode is connected and to a second data line adjacent to the first data line;
a third pixel electrode connected to a second gate line adjacent to the first gate line and to the first data line to which the first pixel electrode is connected; and
a fourth pixel electrode connected to the second gate line to which the third pixel electrode is connected and to the second data line to which the second pixel electrode is connected,
wherein the first gate line overlaps the first and second pixel electrodes and, the second gate line overlaps the third and fourth pixel electrodes,
wherein the first to fourth pixel electrodes correspond to the first to fourth color areas of the unit pixel, respectively, and
wherein planar sizes of the first to fourth pixel electrodes are different from one another.

### Claim 12 (depends on 11)

The liquid crystal display panel of claim 11, wherein
the first and second color areas are arranged along the first direction, and
the third and fourth color areas are arranged along the first direction and are adjacent to the first and second color areas along the second direction.

### Claim 13 (depends on 12)

The liquid crystal display panel of claim 12, wherein
in the second direction,
lengths of the first and second color areas are substantially the same as each other, and lengths of the third and fourth color areas are substantially the same as each other, and
the lengths of the first and second color areas are greater than the lengths of the third and fourth color areas, and
in the first direction,
widths of the first and third color areas are substantially the same as each other, and widths of the second and fourth color areas are substantially the same as each other, and
widths of the first and third color areas are greater than the widths of the second and fourth color areas.

### Claim 14 (depends on 13)

The liquid crystal display panel of claim 13, wherein in order, the first to fourth color areas are red, green, blue and white areas.

### Claim 15 (depends on 12)

The liquid crystal display panel of claim 12, wherein among the first to fourth color areas of the unit pixel, color areas adjacent in the second direction are disposed between two data lines adjacent in the first direction.

### Claim 16 (depends on 15)

The liquid crystal display panel of claim 15, wherein
the first and third color areas adjacent in the second direction are disposed between the first and second data lines adjacent in the first direction, and
the second and fourth color areas adjacent in the second direction are disposed between the second data line and a third data line adjacent in the first direction.

### Claim 17 (depends on 15)

The liquid crystal display panel of claim 15, wherein
the first gate line overlaps the first and second color areas, and
the second gate line overlaps the third and fourth color areas.

### Claim 18 (depends on 17)

The liquid crystal display panel of claim 17, wherein
the first color area is divided into a first upper color area and a first lower color area by the first gate line,
the second color area is divided into a second upper color area and a second lower color area by the first gate line,
the third color area is divided into a third upper color area and a third lower color area by the second gate line, and
the fourth color area is divided into a fourth upper color area and a fourth lower color area by the second gate line.

### Claim 19 (depends on 18)

The liquid crystal display panel of claim 18, wherein each of the first to fourth pixel electrodes defines:
a respective one of first to fourth upper pixel electrodes corresponding to the first to fourth upper color areas, and
a respective one of first to fourth lower pixel electrodes corresponding to the first to fourth lower color areas.

### Claim 20 (depends on 19)

The liquid crystal display panel of claim 19, wherein
the first upper pixel electrode and the first lower pixel electrode are symmetric with respect to the first gate line,
the second upper pixel electrode and the second lower pixel electrode are symmetric with respect to the first gate line,
the third upper pixel electrode and the third lower pixel electrode are symmetric with respect to the second gate line, and
the fourth upper pixel electrode and the fourth lower pixel electrode are symmetric with respect to the second gate line.