# US 9,519,012 B2 · Detection circuit and method for operating a detection circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 9,519,012 B2
- Document ID: US9519012B2
- Status: Granted
- Kind: B2
- Application number: 13/637,360
- Filed: 2011-03-03
- Published: 2013-03-28
- Granted: 2016-12-13
- Earliest claimed: 2010-03-30
- Assignees: Ams AG
- Applicants: Mark Niederberger; Vincenzo Leonardo
- Inventors: Mark Niederberger; Vincenzo Leonardo
- Web page: https://patentgrep.com/patent/US9519012B2

## CPC

- G01R 1/30: Structural combination of electric measuring instruments with basic electronic circuits, e.g. with amplifier
- H03K 17/0822: {in field-effect transistor switches}
- H03K 2217/0027: Measuring means of, e.g. currents through or voltages across the switch
- G01R: MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES (indicating correct tuning of resonant circuits H03J3/12)
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)

## Abstract

A detection circuit has a detection path and a control path. The detection path comprises a signal limiter (1) with a signal input (11), which is connected to a detection node (OUT), and a filter (2) which is coupled to a signal output (12) of the signal limiter (1). The detection path also comprises a short circuit detector (3) with a first and a second detector input (31, 32) and a detector output (33), wherein the first detector input (31) is coupled to the filter (2). The control path comprises a control circuit (4) for controlling a switch (5) which is coupled to the detector output (33) and to the filter (2) by means of a control input (41) and is connected to the switch (5) by means of a control output (42). The switch (5) is coupled to the detection node (OUT) and to a supply node (VSS, VHV).

## Claims

### Claim 1

A detection circuit comprising:
a detection path comprising:
a signal limiter for limiting the amplitude of a signal to a measurement interval which is adjustable by a threshold value and which limits the signal between minimum and maximum values, resulting in a limited intermediate detection signal having components below and above the threshold value within the boundaries of the minimum and maximum values, the threshold value determining the center of the measurement interval, the signal limiter being connected to a detection node by a signal input,
a filter which is coupled to a signal output of the signal limiter and which filters the limited intermediate detection signal, so that components of the filtered limited intermediate detection signal are below the threshold value, and
a short-circuit detector with a first and a second detector input, and a detector output, wherein the detector output is coupled to the filter, wherein the short-circuit detector detects a short circuit when the filtered limited intermediate detection signal exceeds the threshold value and;
a control path comprising:
a control circuit for controlling a switch, which is coupled by means of a control input to the detector output and is connected by means of a control output to the switch, and
the switch, which is coupled to the detection node and a supply node.

### Claim 2 (depends on 1)

The detection circuit according to claim 1, wherein the signal limiter is designed to limit a signal at the detection node to an adjustable signal amplitude.

### Claim 3 (depends on 1, 2)

The detection circuit according to claim 1 or 2, wherein the signal limiter is designed to limit a signal at the detection node symmetrically.

### Claim 4 (depends on 1, 2)

The detection circuit according to claim 1 or 2, wherein the filter is constructed as a low-pass filter.

### Claim 5 (depends on 1)

The detection circuit according to claim 1, wherein the short-circuit detector is constructed as a comparator, and the threshold value is supplied at the second detector input.

### Claim 6 (depends on 1)

The detection circuit according to claim 1, wherein the control circuit comprises a debouncer that is connected to the control input and to the filter, and the debouncer is designed to control the switch in adjustable time intervals.

### Claim 7 (depends on 1)

The detection circuit according to claim 1, wherein the switch comprises a transistor whose load side connects the detection node and the supply node for a supply voltage, and whose control side is connected to the control output.

### Claim 8 (depends on 1)

The detection circuit according to claim 1, wherein the switch comprises a bipolar or unipolar transistor or other switchable semiconductor elements.

### Claim 9

A method for operating a detection circuit, comprising:
detecting a signal at a detection node;
limiting the amplitude of the signal to a measurement interval which is adjustable by a threshold value and which limits the signal between minimum and maximum values, resulting in a limited intermediate detection signal having components below and above the threshold value within the boundaries of the minimum and maximum values, the threshold value determining the center of the measurement interval;
filtering the limited intermediate detection signal, so that components of the filtered limited intermediate detection signal are below the threshold value;
detecting a short circuit when the filtered limited intermediate detection signal exceeds the threshold value; and
applying a reference potential at the detection node based on the detection of the short circuit.

### Claim 10 (depends on 9)

A method according to claim 9, wherein the signal amplitude is symmetrically limited.

### Claim 11 (depends on 9)

A method according to claim 9, wherein the short circuit is detected at repeated, adjustable time intervals.
