# US 9,437,556 B2 · Semiconductor device

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 9,437,556 B2
- Document ID: US9437556B2
- Status: Granted
- Kind: B2
- Application number: 14/680,910
- Filed: 2015-04-07
- Published: 2015-10-08
- Granted: 2016-09-06
- Earliest claimed: 2014-04-07
- Assignees: Renesas Electronics Corporation
- Applicants: Renesas Electronics Corporation
- Inventors: Hisashi Ishiguro
- Web page: https://patentgrep.com/patent/US9437556B2

## CPC

- H10W 42/00: Arrangements for protection of devices (arrangements for thermal protection H10W40/00)
- H10W 20/435: {Cross-sectional shapes or dispositions of interconnections}
- H10W 72/90: Bond pads, in general
- H10W 20/42: Vias, e.g. via plugs
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10

## Abstract

The reliability of a semiconductor device is improved. Further, miniaturization of the semiconductor device is attained. A sealring is formed in a wiring structure provided over a semiconductor substrate. The sealring has a structure in which sealring wirings respectively formed in a plurality of wiring layers included in the wiring structure are laminated. The position of a side surface on the inner peripheral side of a sealring wiring formed in the wiring layer at the uppermost layer in the wiring layers is located more outside than the position of a side surface on the inner peripheral side of a sealring wiring formed in the wiring layer located one layer lower than the wiring layer at the uppermost layer. The width of the sealring wiring at the uppermost layer is smaller than the width of the sealring wiring located one layer lower than the wiring layer at the uppermost layer.

## Claims

### Claim 1

A semiconductor device, comprising:
a semiconductor substrate;
a wiring structure formed over the semiconductor substrate and including a plurality of wiring layers; and
a sealring formed along the periphery of the semiconductor substrate in the wiring structure,
wherein the sealring has a structure in which sealring wirings respectively formed in the wiring layers are laminated, the sealring wirings including a first sealring wiring formed in an uppermost layer of the plurality of wiring layers and a second sealring wiring formed in a wiring layer located one layer lower than the uppermost wiring layer,
wherein a pad is formed in the uppermost wiring layer,
wherein the position of a side surface on the inner peripheral side of the first sealring wiring is located more outside than the position of a side surface on the inner peripheral side of the second sealring wiring, wherein a width of the first sealring wiring is smaller than a width of the second sealring wiring,
wherein a thickness of the first sealring wiring is larger than a thickness of the second sealring wiring, and the thickness of the first sealring wiring is the same as a thickness of the pad, and
wherein a distance between the first sealring wiring and the pad in the uppermost wiring layer is larger than a distance between the second sealring wiring and another wiring in the wiring layer located one layer lower than the uppermost wiring layer.

### Claim 2 (depends on 1)

The semiconductor device according to claim 1, wherein the width of the first sealring wiring is the same as the width of a minimum width wiring in the uppermost wiring layer.

### Claim 3 (depends on 1)

The semiconductor device according to claim 1, wherein the width of a portion of the second sealring wiring, which overlaps with the first sealring wiring in plan view, is less than or equal to half the width of the second sealring wiring.

### Claim 4 (depends on 1)

The semiconductor device according to claim 1, wherein the position of a side surface on the outer peripheral side of the first sealring wiring is the same as the position of a side surface on the outer peripheral side of the second sealring wiring or is located thereoutside.

### Claim 5 (depends on 1)

The semiconductor device according to claim 1, wherein the first sealring wiring and the second sealring wiring are coupled by a sealring via portion arranged between the first sealring wiring and the second sealring wiring.

### Claim 6 (depends on 1)

The semiconductor device according to claim 1, wherein a width of a sealring wiring formed in a wiring layer lower than the wiring layer in which the second sealring wiring is formed is smaller than a width of the second sealring wiring.

### Claim 7 (depends on 1)

The semiconductor device according to claim 1, further comprising insulating films formed over the wiring structure.

### Claim 8 (depends on 7)

The semiconductor device according to claim 7,
wherein at least part of the pad is exposed from an opening defined in each of the insulating films.