# US 9,437,151 B2 · Scan driving circuit and display panel > Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt - Number: US 9,437,151 B2 - Document ID: US9437151B2 - Status: Granted - Kind: B2 - Application number: 14/396,052 - Filed: 2014-09-16 - Published: 2016-03-10 - Granted: 2016-09-06 - Earliest claimed: 2014-09-04 - Assignees: Shenzhen China Star Optoelectronics Technology Co., Ltd. - Applicants: Shenzhen China Star Optoelectronics Technology Co., Ltd. - Inventors: Jinbo Guo; Jinjie Wang; Caiqin Chen - Web page: https://patentgrep.com/patent/US9437151B2 ## CPC - G09G 3/3677: {suitable for active matrices only} - G09G 3/36: using liquid crystals - G09G 2300/0426: Layout of electrodes and connections - G09G 2310/08: Details of timing specific for flat panels, other than clock recovery - G09G 2320/0223: Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes - G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00) ## Abstract The present invention provides a scan driving circuit and display panel. The scan driving circuit comprises a plurality of scan driving units, each of which comprises a fan-out line, a plurality of switch sets, a plurality of control lines and a plurality of scan lines. The control lines are connected to at least one of the switches of each of the switch sets individually and the fan-out line is connected to the scan lines through the switch sets, such that the scan lines are turned on separately under control of the fan-out line and the control lines. By the above mentioned solution, the present invention drives a plurality of scan lines by one fan-out line such that an amount of the gate driving chips in the fan-out block and the layout space of the fan-out line can be reduced. ## Claims ### Claim 1 A scan driving circuit, comprising: a plurality of scan driving units, wherein each of the scan driving units comprises a fan-out line, a plurality of switch sets, a plurality of control lines and a plurality of scan lines, and an amount of the switch sets, an amount of switches in each of the switch sets, an amount of the control lines and an amount of the scan lines are the same; the control lines connecting to at least one of the switches of each of the switch sets individually; the fan-out line connecting to the scan lines through the switch sets, and the switch sets being correspondence to the scan lines one-on-one, such that the scan lines are turned on separately under control of the fan-out line and the control lines, wherein the switch sets comprise a first switch set, a second switch set and a third switch set; the first switch set comprises a first TFT switch, a second TFT switch and a third TFT switch, the second switch set comprises a fourth TFT switch, a fifth TFT switch and a sixth TFT switch, the third switch set comprises a seventh TFT switch, an eighth TFT switch and a ninth TFT switch, the control lines comprises a first control line, a second control line and a third control line, and the scan lines comprises a first scan line, a second scan line and a third scan line; wherein the control lines connecting to at least one of the switches of each of the switch sets individually is that: the first control line is connected to a gate electrode of the first TFT switch and a source electrode of the second TFT switch, the second control line is connected to a gate electrode of the second TFT switch and a source electrode of the third TFT switch, and the third control line is connected to a gate electrode of the third TFT switch; the first control line is connected to a gate electrode of the fifth TFT switch, the second control line is connected to a gate electrode of the fourth TFT switch, a source electrode of the fifth TFT switch and a source electrode of the sixth TFT switch, and the third control line is connected to a gate electrode of the sixth TFT switch; and the first control line is connected to a gate electrode of the ninth TFT switch, the second control line is connected to a gate electrode of the eighth TFT switch, and the third control line is directly connected to a gate electrode of the seventh TFT switch, a source electrode of the eighth TFT switch and a source electrode of the ninth TFT switch. ### Claim 2 (depends on 1) The scan driving circuit according to claim 1, wherein the fan-out line connecting to the scan lines through the switch sets is that: the fan-out line is connected to a source electrode of the first TFT switch, a drain electrode of the first TFT switch is connected to a drain electrode of the second TFT switch, the drain electrode of the second TFT switch is connected to a drain electrode of the third TFT switch, and the drain electrode of the third TFT switch is connected to the first scan line; the fan-out line is connected to a source electrode of the fourth TFT switch, a drain electrode of the fourth TFT switch is connected to a drain electrode of the fifth TFT switch, the drain electrode of the fifth TFT switch is connected to a drain electrode of the sixth TFT switch, and the drain electrode of the sixth TFT switch is connected to the second scan line; and the fan-out line is connected to a source electrode of the seventh TFT switch, a drain electrode of the seventh TFT switch is connected to a drain electrode of the eighth TFT switch, the drain electrode of the eighth TFT switch is connected to a drain electrode of the ninth TFT switch, and the drain electrode of the ninth TFT switch is connected to the third scan line. ### Claim 3 (depends on 2) The scan driving circuit according to claim 2, wherein when the fan-out line outputs a high level signal in a first clock cycle, a second clock cycle and a third clock cycle, the first control line outputs the high level signal in the first clock cycle and outputs a low level signal in the second and third clock cycles, the second control line outputs the low level signal in the first and third clock cycles and outputs the high level signal in the second clock cycle, and the third control line outputs the low level signal in the first and second clock cycles and outputs the high level signal in the third clock cycle, such that the first scan line is turned on in the first clock cycle and turned off in the second and third clock cycles, the second scan line is turned off in the first clock cycle, turned on in the second clock cycle and turned off in the third clock cycle, and the third scan line is turned off in the first and second clock cycles and turned on in the third clock cycle. ### Claim 4 A display panel comprising a plurality of gate driving chips and a scan driving circuit, wherein: the scan driving circuit comprises a plurality of scan driving units, wherein each of the scan driving units comprises a fan-out line, a plurality of switch sets, a plurality of control lines and a plurality of scan lines, and an amount of the switch sets, an amount of switches in each of the switch sets, an amount of the control lines and an amount of the scan lines are the same; the control lines are connected to at least one of the switches of each of the switch sets individually; the fan-out line is connected to the scan lines through the switch sets, and the switch sets are correspondence to the scan lines one-on-one, such that the scan lines are turned on separately under control of the fan-out line and the control lines; the gate driving chips are connected to the fan-out lines of the scan driving units individually, and the gate driving chips are correspondence to the fan-out lines one-on-one, wherein the switch sets comprise a first switch set, a second switch set and a third switch set; the first switch set comprises a first TFT switch, a second TFT switch and a third TFT switch, the second switch set comprises a fourth TFT switch, a fifth TFT switch and a sixth TFT switch, the third switch set comprises a seventh TFT switch, an eighth TFT switch and a ninth TFT switch, the control lines comprises a first control line, a second control line and a third control line, and the scan lines comprises a first scan line, a second scan line and a third scan line; wherein the control lines being connected to at least one of the switches of each of the switch sets individually is that: the first control line is connected to a gate electrode of the first TFT switch and a source electrode of the second TFT switch, the second control line is connected to a gate electrode of the second TFT switch and a source electrode of the third TFT switch, and the third control line is connected to a gate electrode of the third TFT switch; the first control line is connected to a gate electrode of the fifth TFT switch, the second control line is connected to a gate electrode of the fourth TFT switch, a source electrode of the fifth TFT switch and a source electrode of the sixth TFT switch, and the third control line is connected to a gate electrode of the sixth TFT switch; and the first control line is connected to a gate electrode of the ninth TFT switch, the second control line is connected to a gate electrode of the eighth TFT switch, and the third control line is directly connected to a gate electrode of the seventh TFT switch, a source electrode of the eighth TFT switch and a source electrode of the ninth TFT switch. ### Claim 5 (depends on 4) The display panel according to claim 4, wherein the fan-out line connecting to the scan lines through the switch sets is that: the fan-out line is connected to a source electrode of the first TFT switch, a drain electrode of the first TFT switch is connected to a drain electrode of the second TFT switch, the drain electrode of the second TFT switch is connected to a drain electrode of the third TFT switch, and the drain electrode of the third TFT switch is connected to the first scan line; the fan-out line is connected to a source electrode of the fourth TFT switch, a drain electrode of the fourth TFT switch is connected to a drain electrode of the fifth TFT switch, the drain electrode of the fifth TFT switch is connected to a drain electrode of the sixth TFT switch, and the drain electrode of the sixth TFT switch is connected to the second scan line; and the fan-out line is connected to a source electrode of the seventh TFT switch, a drain electrode of the seventh TFT switch is connected to a drain electrode of the eighth TFT switch, the drain electrode of the eighth TFT switch is connected to a drain electrode of the ninth TFT switch, and the drain electrode of the ninth TFT switch is connected to the third scan line. ### Claim 6 (depends on 5) The display panel according to claim 5, wherein when the fan-out line outputs a high level signal in a first clock cycle, a second clock cycle and a third clock cycle, the first control line outputs the high level signal in the first clock cycle and outputs a low level signal in the second and third clock cycles, the second control line outputs the low level signal in the first and third clock cycles and outputs the high level signal in the second clock cycle, and the third control line outputs the low level signal in the first and second clock cycles and outputs the high level signal in the third clock cycle, such that the first scan line is turned on in the first clock cycle and turned off in the second and third clock cycles, the second scan line is turned off in the first clock cycle, turned on in the second clock cycle and turned off in the third clock cycle, and the third scan line is turned off in the first and second clock cycles and turned on in the third clock cycle.