Method of calibrating a thermometer-code SAR A/D converter and thermometer-code SAR-A/D converter implementing said method
AssigneeSTMicroelectronics S.r.l.
InventorsMauro Giacomini, Carmelo Burgio
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics S.r.l.
InventorsMauro Giacomini, Carmelo Burgio
Estimating the term…
A method of calibrating a thermometer-code SAR-A/D converter is provided. The thermometer-code SAR-A/D converter includes an Nbit-bit digital-to-analog converter (DAC) for outputting an Nbit-bit output code. The DAC includes a first subconverter having a plurality of NTh thermometer elements Tj and a second subconverter having a plurality of NBin binary-weighted elements. The Nbit output code is equal to the sum of NBitTh and NBitBin where NTh=2NBitTh and NBitBin is equal to NBin=NBitBin. The calibration method includes determining an Integral Non-Linearity error value (εR) of an Rth thermometer-code level of the thermometer elements. The method further includes reducing the highest of the error value εR to obtain a reduced error value, and generating the output code according to said reduced error.
A method of calibrating a thermometer-code successive approximation register analog-to-digital (SAR-A/D) converter comprising an Nbit-bit digital-to-analog converter (DAC) for outputting an Nbit-bit output code, the DAC comprising a first subconverter having a plurality of NTh thermometer elements Tj and a second subconverter having a plurality of NBin binary-weighted elements, the plurality of thermometer elements Tj defining the MSB bits of the Nbit-bit code and the plurality of binary-weighted elements Nbin defining the LSB bits of the Nbit-bit output code, with the Nbit-bit output code being equal to the sum of NBitTh and NBitBin where NTh=2NBitTh and NBitBin is equal to NBin=NBitBin, the method of calibrating comprising:
A method of calibrating a thermometer-code successive approximation register analog-to-digital (SAR-A/D) converter comprising an Nbit-bit digital-to-analog converter (DAC) for outputting an Nbit-bit output code, the DAC comprising a first subconverter having a plurality of NTh thermometer elements Tj and a second subconverter having a plurality of NBin binary-weighted elements, the plurality of thermometer elements Tj defining the MSB bits of the Nbit-bit code and the plurality of binary-weighted elements NBin defining the LSB bits of the Nbit-bit output code, with the Nbit-bit output code being equal to the sum of NBitTh and NBitBin where NTh=2NBitTh and NBitBin is equal to NBin=NBitBin, the method of calibrating comprising:
Dependencies are inferred from the claim text.