Enhanced method of introducing a stress in a transistor channel by means of sacrificial sources/drain regions and gate replacement
AssigneesCommissariat A L'energie Atomique Et Aux Energies Alternatives, STMicroelectronics S.r.l.
InventorsShay Reboh, Pierre Morin
Life of this patent
Estimating the term…