Hybrid transformer structure on semiconductor devices
AssigneeQUALCOMM Incorporated
InventorsChi Shun Lo, Je-Hsiung Lan, Mario Francisco Velez, Jonghae Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsChi Shun Lo, Je-Hsiung Lan, Mario Francisco Velez, Jonghae Kim
Estimating the term…
Several novel features pertain to a hybrid transformer formed within a semiconductor die having multiple layers. The hybrid transformer includes a first set of windings positioned on a first layer of the die. The first layer is positioned above a substrate of the die. The first set of windings includes a first port and a second port. The first set of windings is arranged to operate as a first inductor. The hybrid transformer includes a second set of windings positioned on a second layer of the die. The second layer is positioned above the substrate. The second set of windings includes a third port, a fourth port and a fifth port. The second set of windings is arranged to operate as a second inductor and a third inductor. The first set of windings and the second set of windings are arranged to operate as a vertical coupling hybrid transformer.
A hybrid transformer formed within a semiconductor die having multiple layers, the hybrid transformer comprising:
A method for manufacturing a hybrid transformer in a semiconductor die, the method comprising:
An apparatus for manufacturing a hybrid transformer in a die, the apparatus comprising:
A semiconductor die comprising:
A semiconductor die comprising:
Dependencies are inferred from the claim text.