One time programming memory cell, array structure and operating method thereof
AssigneeeMemory Technology Inc.
InventorsMeng-Yi Wu, Hsin-Ming Chen
Life of this patent
Estimating the term…
Abstract
A one time programming memory cell includes a transistor, a first varactor, and a second varactor. The transistor has a gate terminal, a source terminal and a drain terminal. The gate terminal of the transistor is connected with a word line. The source terminal of the transistor is connected with a bit line. A first end of the first varactor is connected with the drain terminal of the transistor. A second end of the first varactor is connected with a first program line. A first end of the second varactor is connected with the drain terminal of the transistor. A second end of the second varactor is connected with a second program line.
Claims2
An operating method of an array structure, the array structure having a first one time programming memory cell comprising:
- a first transistor having a gate terminal connected with a first word line, a source terminal connected with a first bit line and a drain terminal, a first varactor having a first end connected with the drain terminal of the first transistor and a second end connected with a first program line, and a second varactor having a third end connected with the drain terminal of the first transistor and a fourth end connected with a second program line, the operating method comprising steps of:
- performing a first program process to turn the first varactor of the first one time programming memory cell into a first resistor;
- performing a verification process to read a first read current of the first one time programming memory cell;
- and
- judging whether the first one time programming memory cell is a failed memory cell according to the first read current, wherein if the first one time programming memory cell is verified as the failed memory cell, a second program process is performed to turn the second varactor of the first one time programming memory cell into a second resistor.
Dependencies are inferred from the claim text.