Semiconductor storage device and control method thereof
AssigneeKabushiki Kaisha Toshiba
InventorsYoshikazu Takeyama, Masaru Koyanagi, Akio Sugahara
Life of this patent
Estimating the term…
Abstract
According to one embodiment, a semiconductor storage device includes a plurality of semiconductor chips and a control unit. The plurality of semiconductor chips is configured to connect to a signal transmission path and is controlled individually by individual chip enable signals. The plurality of semiconductor chips each includes a termination circuit connected to the signal transmission path. When one of the semiconductor chips is selected to input or output data, the control unit activates the termination circuit provided in the semiconductor chip that is not selected based on a first instruction signal and the chip enable signal.
Claims8
A semiconductor storage device comprising:
- a plurality of semiconductor chips, the plurality of semiconductor chips each including a termination circuit and a control circuit, the termination circuit including a terminating resistor, the plurality of semiconductor chips including a first semiconductor chip and a second semiconductor chip controlled by a common chip enable signal,
- wherein the control circuit
- receives a first instruction signal which indicates activating the termination circuit and address from outside of the semiconductor storage devices, activates, based on the first instruction signal and the chip enable signal, the termination circuit provided in the first semiconductor chip that is specified by the address,
- inactivates the termination circuit that is in an active state based on a second instruction signal, and sets a resistance of the terminating resistor based on a third instruction signal.
A control method of a semiconductor storage device, the semiconductor storage device comprising a plurality of semiconductor chips, the plurality of semiconductor chips each including a termination circuit, the termination circuit including a terminating resistor, the plurality of semiconductor chips including a first semiconductor chip and a second semiconductor chip controlled by a common chip enable signal,
- the method comprising:
- receiving a first instruction signal which indicates activating the termination circuit and address from outside of the semiconductor storage device, activating, based on the first instruction signal and the chip enable signal, the termination circuit provided in the first semiconductor chip that is specified by the address,
- inactivating the termination circuit that is in an active state based on a second instruction signal, and
- setting a resistance of a terminating resistor in the termination circuit based on a third instruction signal.
Dependencies are inferred from the claim text.