Semiconductor integrated circuit device and method for designing layout of the same having standard cells, basic cells and a protective diode cell
AssigneeSeiko Epson Corporation
InventorTakashi Sakuda
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeiko Epson Corporation
InventorTakashi Sakuda
Estimating the term…
A method for designing a layout of a semiconductor integrated circuit device includes placing a plurality of standard cells respectively constituting a plurality of functional blocks in a part of a logic circuit placement region, placing a plurality of basic cells in a part of regions of the logic circuit placement region in which no standard cells are placed, and placing at least one diode cell in at least a part of regions of the logic circuit placement region in which no standard cells and no basic cells are placed, the diode cell including a first and a second diode, the first diode being connected between a gate electrode of a predetermined transistor and a first power supply line and the second diode between the gate electrode and a second power supply line.
A method for designing a layout of a semiconductor integrated circuit device, the method comprising:
A semiconductor integrated circuit device including a semiconductor substrate having a logic circuit placement region, the semiconductor integrated circuit device comprising:
Dependencies are inferred from the claim text.