Back to results
US 9,430,347 B2Granted
Delayed authentication debug policy
AssigneeIntel Corporation
InventorsMichael Neve De Mevergnies, Hermann W. Gartler, Michael S. Bair
Life of this patent
Estimating the term…
Abstract
A chassis platform, such as processor or a system-on-chip (SoC), includes logic to implement a debug chassis security system including a policy generator to control access from a test access port. The policy generator may distribute a debug policy to at least one logic block that locally enforces the debug policy. The debug policy may include a delayed authentication policy in which debug assets are distributed and the chassis platform is initially locked to prevent debug access via the test access port. An authenticated debug user may unlock the chassis platform at a later time to enable debugging operations. The debug policy may also include a live execution policy and an immediate debug policy.
Claims20
A processor, comprising:
- a test access port;
- a logic block, including a first logic to enforce a debug policy to components within the logic block with global keys, debug global values, digital assets, and debug assets, wherein:
- the digital assets are to include secure information for use by the logic block;
- and
- the debug assets are to include safe information for use by the logic block;
- a digital asset controller including a second logic to manage the digital assets based on a debug policy;
- a policy generator including:
- a third logic to receive a debug user authentication for a debug user accessing the processor via the test access port;
- a fourth logic to, based at least on the debug user authentication, determine a debug policy for the processor, the debug policy including a delayed authentication policy;
- and
- a fifth logic to distribute the debug policy to the logic block and to the digital asset controller;
- a sixth logic to lock the processor to prevent debugging operation via the test access port based on the delayed authentication policy;
- and
- a seventh logic to unlock the processor at a later time to enable debugging operation via the test access port based on the debug user authentication;
- wherein:
- the logic block further includes an eighth logic to determine to use the debug global values based on the delayed authentication policy, and
- the digital asset controller further includes a ninth logic to distribute the debug assets to the logic block based on the delayed authentication policy.
14 more elements
A method comprising, within a chassis platform:
- receiving, at a policy generator in a debug chassis security system included in the chassis platform, debug user authentication for a debug user accessing the chassis platform via a test access port;
- based at least on the debug user authentication, determining a debug policy for the chassis platform;
- distributing the debug policy to a logic block implemented in the chassis platform and to a digital asset controller, wherein the logic block receiving the debug policy includes the logic block enforcing the debug policy to components within the logic block;
- wherein the digital asset controller is to, based on the debug policy:
- distribute digital assets to the logic block, the digital assets including secure information for use by the logic block;
- and
- distribute debug assets to the logic block, the debug assets including safe information for use by the logic block;
- and
- wherein the debug policy includes a delayed authentication policy further comprising:
- distributing, by the digital asset controller, the debug assets to the logic block;
- indicating to the logic block to use debug global values;
- initially locking the chassis platform to prevent debugging operation via the test access port;
- and
- enabling an authenticated debug user to unlock the chassis platform at a later time to enable debugging operation via the test access port.
11 more elements
A system, comprising:
- a test access port;
- a logic block, including:
- a first logic to enforce a debug policy to components within the logic block with global keys, debug global values, digital assets, and debug assets, wherein:
- the digital assets are to include secure information for use by the logic block;
- and
- the debug assets are to include safe information for use by the logic block;
- a digital asset controller including a second logic to manage the digital assets based on a debug policy;
- a policy generator including:
- a third logic to receive a debug user authentication for a debug user accessing the system via the test access port;
- a fourth logic to, based at least on the debug user authentication, determine a debug policy for the system, the debug policy including a delayed authentication policy;
- and
- a fifth logic to distribute the debug policy to the logic block and to the digital asset controller;
- a sixth logic to lock the system to prevent debug operation via the test access port based on the delayed authentication policy;
- and
- a seventh logic to unlock the system at a later time to enable debugging operation via the test access port based on the debug user authentication,
- wherein:
- the logic block further includes an eighth logic to determine to use the debug global values based on the delayed authentication policy;
- and
- the digital asset controller further includes a ninth logic to distribute the debug assets to the logic block based on the delayed authentication policy.
16 more elements
Dependencies are inferred from the claim text.