Electrical connection with reduced topography
AssigneeSeagate Technology LLC
InventorsCarolyn Pitcher Van Dorn, Lily Horng Youtt, Daniel Boyd Sullivan
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeagate Technology LLC
InventorsCarolyn Pitcher Van Dorn, Lily Horng Youtt, Daniel Boyd Sullivan
Estimating the term…
The formation of substrate electrical connections on thin film heads is one source of resulting surface topography. In accordance with one implementation, such topography can be reduced by a process that includes depositing a first layer of basecoat, creating electrical recessed vias in one or more plating processes, and depositing a second layer of basecoat on top of the electrical vias and on top of the first layer of basecoat. In one implementation, the first and second layers of basecoat have a combined height that is substantially equal to the height of the electrical recessed vias. In one implementation, the resulting topographical features are small enough that they can be planarized without creating a lack of uniformity in the total basecoat thickness across the wafer.
A layered microelectronic structure comprising:
An electrical via comprising:
A method comprising:
Dependencies are inferred from the claim text.