Semiconductor devices including superlattice depletion layer stack and related methods
AssigneeAtomera Incorporated
InventorsRobert Mears, Hideki Takeuchi, Erwin Trautmann
Life of this patent
Estimating the term…
Loading patent…
AssigneeAtomera Incorporated
InventorsRobert Mears, Hideki Takeuchi, Erwin Trautmann
Estimating the term…
A semiconductor device may include an alternating stack of superlattice and bulk semiconductor layers on a substrate, with each superlattice layer including a plurality of stacked group of layers, and each group of layers of the superlattice layer including a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The semiconductor device may further include spaced apart source and drain regions in an upper bulk semiconductor layer of the alternating stack of superlattice and bulk semiconductor layers, and a gate on the upper bulk semiconductor layer between the spaced apart source and drain regions.
A method for making a semiconductor device comprising:
A semiconductor device comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.