Bumpless build-up layer package including a release layer
AssigneeIntel Corporation
InventorsLiwen Jin, Dilan Seneviratne
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsLiwen Jin, Dilan Seneviratne
Estimating the term…
An example includes a die package including a microelectronic die having a lower die surface, an upper die surface parallel to the lower die surface, and a die side, the microelectronic die including an active region and an inactive region. The example optionally includes a release layer having a lower release layer surface, an upper release layer surface parallel to the lower release layer surface, and at least one release layer side, the release layer coupled with the upper surface of the microelectronic die in thermal communication with the inactive region of the die and electrically insulated from the active region. The example optionally includes an encapsulation material encapsulating the die side and the release layer side and lower release layer surface, the encapsulation material including a lower surface substantially parallel to the die lower surface and an upper surface substantially parallel to the die upper surface.
An apparatus, comprising:
Dependencies are inferred from the claim text.