Electrostatic discharge (ESD) silicon controlled rectifier (SCR) with lateral gated section
AssigneeApple Inc.
InventorsJunjun Li, Xin Yi Zhang, Xiaofeng Fan
Life of this patent
Estimating the term…
Abstract
In an embodiment, an ESD protection circuit may include an STI-bound SCR and a gated SCR that may be electrically in parallel with the STI-bound SCR. The gated SCR may be perpendicular to the STI-bound SCR in a plane of the semiconductor substrate. In an embodiment, the gated SCR may trigger more quickly and turn on more quickly than the STI-bound SCR. The STI-bound SCR may form the main current path for an ESD event. A low capacitive load with rapid response to ESD events may thus be formed. In an embodiment, the anode of the two SCRs may be shared.
Claims20
An electrostatic discharge (ESD) protection circuit comprising:
- a shallow trench isolation (STI)-bound silicon controlled rectifier (SCR) coupled between an input/output conductor and a voltage rail, wherein the STI-bound SCR extends between a first semiconductor region and a second semiconductor region, wherein the first semiconductor region and the second semiconductor region are separated by an STI region;
- and
- a gated SCR coupled between the input/output conductor and the voltage rail.
A fin field effect transistor (FinFET) electrostatic discharge (ESD) protection circuit comprising:
- an N-type (N)-well formed in a semiconductor substrate wherein an area around the N-well is a P-well forming a first PN junction;
- a P-type highly doped (P+) area formed in the N-well, forming a second PN junction;
- a first N-type highly doped (N+) area formed in the P-well, forming a third PN junction, wherein the first PN junction, the second PN junction, and the third PN junction form a first silicon controlled rectifier (SCR);
- and
- a second N+ region formed in the P-well forming a fourth PN junction, wherein the first PN junction, the second PN junction, and the fourth PN junction forming a second SCR that is perpendicular to the first SCR.
A fin field effect transistor (FinFET) electrostatic discharge (ESD) protection circuit comprising:
- a first region of fins and a second region of fins on a semiconductor substrate, wherein the first and second regions of fins are separated by an isolation structure;
- a first silicon controlled rectifier (SCR) formed between the first region of fins and the second region of fins;
- and
- a second SCR formed within the first region of fins and perpendicular to the first SCR, wherein the first and second SCR share a node within the first region of fins.
Dependencies are inferred from the claim text.