Loading patent…
AssigneeIntel Corporation
InventorsNicholas Cheng Hwa Chee, Tryggve Fossum, William C. Hasenplaugh
Estimating the term…
Hardware compilation and/or translation with fault detection and roll back functionality are disclosed. Compilation and/or translation logic receives programs encoded in one language, and encodes the programs into a second language including instructions to support processor features not encoded into the original language encoding of the programs. In one embodiment, an execution unit executes instructions of the second language including an operation-check instruction to perform a first operation and record the first operation result for a comparison, and an operation-test instruction to perform a second operation and a fault detection operation by comparing the second operation result to the recorded first operation result. In some embodiments, an execution unit executes instructions of the second language including commit instructions to record execution checkpoint states of registers mapped to architectural registers, and roll-back instructions to restore the registers mapped to architectural registers to previously recorded execution checkpoint states.
A method for deploying new processor features, the method comprising:
An article of manufacture comprising:
A processor comprising:
A multiprocessor comprising:
A computing system comprising:
Dependencies are inferred from the claim text.