Efficient correction of normalizer shift amount errors in fused multiply add operations
AssigneeNVIDIA Corporation
InventorsCharles Tsen, Adam Dreyer
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsCharles Tsen, Adam Dreyer
Estimating the term…
A method for correcting a shift error in a fused multiply add operation. The method comprises adjusting a normalized floating-point number before performing a shift error correction to produce an adjusted normalized floating-point number, and correcting a shift error in the adjusted normalized floating-point number. The correcting the shift error comprises shifting a mantissa of the adjusted normalized floating-point number in one direction. A fused multiply add module comprising a normalizer module, a compensation logic, and a round. The normalizer module is operable to normalize a floating-point number to produce a normalized floating-point number. The floating-point number is normalized based upon an estimated quantity of leading zeros. The compensation logic is operable to manage a correction of a shift error in the normalized floating-point number. The rounder is operable to correct the shift error with a mantissa shift in only one direction.
A method for correcting a shift error in a fused multiply add operation, the method comprising:
A fused multiply add module comprising:
A non-transitory computer readable storage medium comprising computer-executable instructions stored therein, the computer-executable instructions comprising:
Dependencies are inferred from the claim text.