Power control for cache structures
AssigneeApple Inc.
InventorsMuditha Kanchana, Gurjeet S. Saund, Harshavardhan Kaushikkar, Erik P. Machnicki, Seye Ewedemi
Life of this patent
Estimating the term…
Loading patent…
AssigneeApple Inc.
InventorsMuditha Kanchana, Gurjeet S. Saund, Harshavardhan Kaushikkar, Erik P. Machnicki, Seye Ewedemi
Estimating the term…
Techniques are disclosed relating to reducing power consumption in integrated circuits. In one embodiment, an apparatus includes a cache having a set of tag structures and a power management unit. The power management unit is configured to power down a duplicate set of tag structures in responsive to the cache being powered down. In one embodiment, the cache is configured to provide, to the power management unit, an indication of whether the cache includes valid data. In such an embodiment, the power management unit is configured to power down the cache in response to the cache indicating that the cache does not include valid data. In some embodiments, the duplicate set of tag structures is located within a coherence point configured to maintain coherency between the cache and a memory.
An apparatus, comprising:
An apparatus, comprising:
An apparatus, comprising:
An apparatus, comprising:
A method, comprising:
Dependencies are inferred from the claim text.