Switch mode power supply including binary pulse skipping
AssigneeQUALCOMM Incorporated
InventorsGregory Walsh, Zoran Janosevic, Mathieu Jaloux, Hardik M Patel
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsGregory Walsh, Zoran Janosevic, Mathieu Jaloux, Hardik M Patel
Estimating the term…
In one embodiment, a circuit comprises a sense circuit configured to sense an increase in an output voltage of a switching regulator under a light load condition. A pulse generating circuit generates a control signal to switch on and off a voltage input to the switching regulator. The pulse generating circuit reduces in a binary manner a switching frequency of the control signal under the light load condition as the sensed output voltage increases. As the output voltage rises, a clock signal is divided by two to remove every second pulse and applied to the pulse generating circuit. Further increases in the output voltage cause divisions of the clock frequency by four to remove 3 of 4 pulses so that only every fourth pulse remains. With output voltage increases, the frequency is divided by eight to remove 7 of 8 pulses so that every eighth pulse remains, and so forth.
A circuit comprising:
A circuit comprising:
A method comprising:
Dependencies are inferred from the claim text.