Managing operational state data of a memory module using host memory in association with state change
AssigneeMemory Technologies LLC
InventorKimmo J. Mylly
Life of this patent
Estimating the term…
Abstract
The specification and drawings present a new apparatus and method for managing/configuring by the memory module controller storing operational state data for operating the memory module controller into an extended random access memory comprised in a memory module and in a host system memory of a host device during various operational modes/conditions of the memory module and the host system memory. Essentially, the memory module controller operated as a master for the data transfers as described herein. The operational state data typically comprises state information, a logical to physical (L2P) mapping table and register settings.
Claims46
A method, comprising:
- dynamically managing, by a memory module controller of a memory module, storage of operational state data into an extended random access memory, the extended random access memory including random access memory in the memory module and random access memory in a host device, the operational state data for operating the memory module controller;
- and
- determining, by the memory module controller in association with a wake up from a shut down state or from a sleep state of the memory module, whether to read at least some of the operational state data from the random access memory in the host device, the determining being based at least on a transmission, from the host device, indicating that the random access memory in the host device is compromised.
A memory module, comprising:
- a memory;
- a non-volatile memory;
- and
- a memory module controller configured to:
- dynamically manage storage of operational state data for operating the memory module controller into an extended random access memory, the extended random access memory including the memory and random access memory in a host device;
- and
- determine, in association with a wake up from a shut down or sleep state of the memory module and based at least on a transmission from the host device indicating that the random access memory in the host device is compromised, whether to read at least some of the operational state data from the random access memory in the host device.
A host device, comprising:
- a random access memory configured to store operational state data for operating a memory module controller of a memory module;
- and
- a processor configured to transmit to the memory module, in association with a wake up from a shut down state or from a sleep state of the memory module, an indication that the random access memory is compromised.
Dependencies are inferred from the claim text.