Power gated and voltage biased memory circuit for reducing power
AssigneeFujitsu Limited
InventorsYasuhiro Watanabe, Kentaro Kawakami
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsYasuhiro Watanabe, Kentaro Kawakami
Estimating the term…
A circuit system includes: a plurality of memory blocks; a power supply circuit configured to supply operating power and substrate power to the plurality of memory blocks; a plurality of first power supply switches configured to control whether or not the operating power is supplied from the power supply circuit to the plurality of memory blocks; and a control circuit configured to control the power supply circuit and the plurality of first power supply switches, wherein the control circuit changes a voltage of the operating power to be supplied by the power supply circuit and a voltage of the substrate power to be supplied by the power supply circuit, based on a state of whether the first power supply switches are in a supplying state or a blocking state.
A circuit system comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.