Adaptive test sequence for testing integrated circuits
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChun-Cheng Chen, Hung-Chih Lin, Mill-Jer Wang, Hao Chen, Ching-Nen Peng
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChun-Cheng Chen, Hung-Chih Lin, Mill-Jer Wang, Hao Chen, Ching-Nen Peng
Estimating the term…
A method includes testing a first device and a second device identical to each other and comprising integrated circuits. The testing of the first device is performed according to a first test sequence of the first device, wherein the first test sequence includes a plurality of ordered test items, and wherein the first test sequence includes a test item. A test priority of the test item is calculated based on a frequency of fails of the test item in the testing of a plurality of devices having an identical structure as the first device. The first test sequence is then adjusted to generate a second test sequence in response to the test priority of the test item, wherein the second test sequence is different from the first test sequence. The second device is tested according to the second test sequence.
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.