Loading patent…
AssigneeOlympus Corporation
InventorsYoshinobu Tanaka, Takashi Yanada, Akira Ueno
Estimating the term…
For pixel signals of a plurality of pixels arranged in a first pixel area arranged in a two dimensional matrix form, a size of the first pixel area is converted to output first image data, and for pixel signals of pixels arranged in a second pixel area smaller than the first pixel area, a size of the second pixel area is converted to output second image data, wherein an operating mode is changed in response to the size of the second pixel area.
An imaging device comprising:
A method for processing an image, comprising:
A non-transitory computer-readable storage medium with an executable program stored thereon for processing an image, wherein the program when executed by a computer, performs the following steps:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Control of cameras or camera modules: control of means for changing angle of the field of view, e.g. optical zoom objectives or electronic zooming
Cameras or camera modules comprising electronic image sensors; Control thereof: camera processing pipelines; Components thereof
Pictorial communication
About 7 years 1 month of term left · ends 15 Nov 2033 (estimated)
1. Field of the Invention
The present invention relates to an imaging device, a method of processing an image, and a program product of processing an image.
Priority is claimed on Japanese Patent Application No. 2012-227016, filed Oct. 12, 2012, the content of which is incorporated herein by reference.
FIG. 1 is a block diagram illustrating a schematic configuration of an imaging device in a first embodiment of the present invention.
FIG. 2 is a block diagram illustrating a schematic configuration of elements related to the generation of images having pixel areas with different sizes in an imaging device of a first embodiment.
FIG. 3 is a diagram for explaining an example of a relation of the number of pixels between pixels generated in each processing step in an imaging device of a first embodiment.
(First Embodiment)
Hereinafter, an embodiment of the present invention will be described with reference to the accompanying drawings. FIG. 1 is a block diagram illustrating a schematic configuration of an imaging device in a first embodiment of the present invention. In FIG. 1, an imaging device 10 includes an image sensor 100, an imaging IF (interface) unit 200, an image processing unit 300, a display processing unit 400, a display device 401, a card IF (interface) unit 500, a recording medium 501, a DRAM controller 600, a DRAM (Dynamic Random Access Memory) 601, a CPU 700, and an object detection unit 800.
The imaging IF unit 200, the image processing unit 300, the display processing unit 400), the card IF unit 500, the DRAM controller 600, the CPU 700, and the object detection unit 800 in the imaging device 10 are connected to one another through a data bus 900, and for example, read data from the DRAM 601 connected to the DRAM controller 600 and write data to the DRAM 601 through DMA (Direct Memory Access).