Semiconductor chip package and method for manufacturing thereof
AssigneeXintec Inc.
InventorsWei-Luen Suen, Shu-Ming Chang, Yu-Lung Huang, Yen-Shih Ho, Tsang-Yu Liu
Life of this patent
Estimating the term…
Loading patent…
AssigneeXintec Inc.
InventorsWei-Luen Suen, Shu-Ming Chang, Yu-Lung Huang, Yen-Shih Ho, Tsang-Yu Liu
Estimating the term…
Disclosed herein is a semiconductor chip package, which includes a semiconductor chip, a plurality of vias, an isolation layer, a redistribution layer, and a packaging layer. The vias extend from the lower surface to the upper surface of the semiconductor chip. The vias include at least one first via and at least one second via. The isolation layer also extends from the lower surface to the upper surface of the semiconductor chip, and part of the isolation layer is disposed in the vias. The sidewall of the first via is totally covered by the isolation layer while the sidewall of the second via is partially covered by the isolation layer. The redistribution layer is disposed below the isolation layer and fills the plurality of vias, and the packaging layer is disposed below the isolation layer.
A semiconductor chip package, comprising:
A method for manufacturing a semiconductor chip package, comprising:
A method for manufacturing a semiconductor chip package, comprising:
Dependencies are inferred from the claim text.