Semiconductor device
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorToshihiko Saito
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorToshihiko Saito
Estimating the term…
At least one of a plurality of transistors which are highly integrated in an element is provided with a back gate without increasing the number of manufacturing steps. In an element including a plurality of transistors which are longitudinally stacked, at least a transistor in an upper portion includes a metal oxide having semiconductor characteristics, a same layer as a gate electrode of a transistor in a lower portion is provided to overlap with a channel formation region of the transistor in an upper portion, and part of the same layer as the gate electrode functions as a back gate of the transistor in an upper portion. The transistor in a lower portion which is covered with an insulating layer is subjected to planarization treatment, whereby the gate electrode is exposed and connected to a layer functioning as source and drain electrodes of the transistor in an upper portion.
A semiconductor device comprising a circuit, the circuit comprising:
A semiconductor device comprising a circuit, the circuit comprising:
A semiconductor device comprising a circuit, the circuit comprising:
A semiconductor device comprising a circuit, the circuit comprising:
Dependencies are inferred from the claim text.