Semiconductor element for package miniaturization
AssigneeAdvanpack Solutions Pte Ltd.
InventorsHwee-Seng Jimmy Chew, Chee Kian Ong, Bin Chichik Abd. Razak
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanpack Solutions Pte Ltd.
InventorsHwee-Seng Jimmy Chew, Chee Kian Ong, Bin Chichik Abd. Razak
Estimating the term…
A semiconductor element that includes a forsy patterned conductive layer, a second pattern conductive layer and an insulating layer. The first surface of the second patterned conductive layer is connected to a second surface of the first patterned conductive layer. The insulating layer includes at least one space on a second surface thereof. The first patterned conductive layer and the second patterned conductive layer are embedded in the insulating layer between a first surface and a second surface thereof, the first surface of the first patterned conductive layer is entirely exposed on a first surface of the insulating layer, a second surface of the second patterned conductive layer is entirely exposed on the second surface of the insulating layer, and the space exposes the second surface of the first patterned conductive layer.
A semiconductor element, comprising:
A semiconductor element, comprising:
Dependencies are inferred from the claim text.