Shift register circuit
AssigneeAu Potronics Corp.
InventorsWei-Li Lin, Chun-Huan Chang, Che-Wei Tung, Shu-Fang Hou
Life of this patent
Estimating the term…
Abstract
A shift register circuit includes a first pull-down control circuit, a first pull-down circuit electrically connecting to the first pull-down control circuit, a first inversed pulse signal coupling circuit outputting a first inversed pulse signal, a first pull-up circuit outputting a first gate control signal, and a first main pull-down circuit electrically connecting to the first pull-up circuit. The first pull-up circuit receives a first driving signal and a first pulse signal to output the first gate control signal. The first inversed pulse signal coupling circuit duly outputs the first inversed pulse signal to compensate a surge occurring in the first driving signal.
Claims9
A shift register circuit, comprising:
- a first pull-down control circuit;
- a first pull-down circuit electrically connecting to the first pull-down control circuit;
- a first inversed pulse signal coupling circuit configured to output a first inversed pulse signal;
- a first pull-up circuit configured to receive a first driving signal and a first pulse signal to output a first gate control signal;
- and
- a first main pull-down circuit electrically connecting to the first pull-up circuit and configured to control the first driving signal;
- wherein when a first control signal outputted by the first pull-down control circuit is at a first preset logic level, the first pull-down control circuit disables the first inversed pulse signal coupling circuit, and when the first control signal outputted by the first pull-down control circuit is not at the first preset logic level, the first inversed pulse signal coupling circuit outputs the first inversed pulse signal;
- and
- wherein the first inversed pulse signal coupling circuit comprises a first transistor, and the first transistor is configured to receive the first inversed pulse signal and via a first capacitor, couple the first inversed pulse signal to the first driving signal.
A shift register circuit, comprising:
- a first pull-down control circuit;
- a first pull-down circuit electrically connecting to the first pull-down control circuit;
- a first inversed pulse signal coupling circuit configured to output a first inversed pulse signal, the first inversed pulse signal coupling circuit comprising:
- a capacitor having a first terminal and a second terminal, the first terminal coupled to a first pull-up circuit to adjust a first driving signal;
- a first switch configure to selectively adjust a voltage level at the second terminal of the capacitor to the first inversed pulse signal based on a first control signal;
- and
- a second switch configure to selectively build a second current path between a second signal node and the second terminal of the capacitor based on a first gate control signal;
- the first pull-up circuit configured to receive the first driving signal and a first pulse signal to output the first gate control signal;
- and
- a first main pull-down circuit electrically connecting to the first pull-up circuit and configured to control the first driving signal;
- wherein when the first control signal outputted by the first pull-down control circuit is at a first preset logic level, the first pull-down control circuit disables the first inversed pulse signal coupling circuit, and when the first control signal outputted by the first pull-down control circuit is not at the first logic level according to a variation of the first driving signal, the first inversed pulse signal coupling circuit outputs the first inversed pulse signal to compensate a surge in the first driving signal.
Dependencies are inferred from the claim text.