Back to results
US 9,286,989 B2Granted
Partial block erase for a three dimensional (3D) memory
AssigneeSanDisk Technologies LLC
InventorManuel Antonio D'Abreu
Life of this patent
Estimating the term…
Abstract
A method includes, at a non-volatile memory having a three dimensional (3D) memory configuration, performing an erase operation. Performing the erase operation includes providing a first control signal to isolate a first portion of a string of the non-volatile memory from a second portion of the string. Performing the erase operation further includes providing a first erase signal to erase the second portion of the string while data is maintained at the first portion of the string.
Claims20
A data storage device comprising:
- a non-volatile memory having a three dimensional (3D) memory configuration that is monolithically formed in one or more physical levels of arrays of memory cells having an active area disposed above a silicon substrate, the non-volatile memory including circuitry associated with operation of the memory cells, wherein the non-volatile memory comprises:
- a string including a plurality of storage elements, wherein the string includes a first portion and a second portion;
- and
- a switch coupled to the string, wherein the switch is configurable to isolate the first portion of the string from the second portion of the string based on a control signal.
1 more element
A data storage device comprising:
- a non-volatile memory comprising a string including a plurality of storage elements, wherein the string includes a first portion and a second portion;
- and
- a controller configured to generate control signals, wherein the control signals include a first control signal to cause the first portion to be coupled to the second portion and a second control signal to cause the first portion to be decoupled from the second portion.
An apparatus comprising:
- a non-volatile memory having a three dimensional (3D) memory configuration that is monolithically formed in one or more physical levels above a silicon substrate, wherein the non-volatile memory comprises:
- means for providing a first control signal to isolate a first portion of a string of the non-volatile memory from a second portion of the string;
- and
- means for providing a first erase signal to erase the second portion of the string while data is maintained at the first portion of the string.
1 more element
Dependencies are inferred from the claim text.