Efficient waveform generation for emulation
AssigneeSynopsys, Inc.
InventorsLudovic Marc Larzul, Alexander Rabinovitch
Life of this patent
Estimating the term…
Abstract
An emulation environment includes a host system and an emulator. The host system configures the emulator to emulate a design under test (DUT) and the emulator emulates the DUT accordingly. During emulation, the emulator traces limited signals of the DUT and stores values of the traced signals. When values of certain signals of the DUT are needed for analysis or verification of the DUT but the signals were not traced by the emulator, the host system simulates one or more sections of the DUT to obtain values of the signals. Signals traced by the emulator are used as inputs to simulate the one or more sections.
Claims19
A non-transitory computer readable medium storing instructions, the instructions when executed by one or more processors cause the one or more processors to:
- receive a request for a design signal of a design under test (DUT);
- identify one or more partitions of the DUT to be emulated based on the request for the design signal, the one or more partitions selected to minimize a number of emulation signals traced during emulation;
- store information indicating signals obtainable from the one or more partitions of the DUT, describing designs of a plurality of sections of the DUT, indicating signals obtainable from the plurality of sections, and indicating signals used in simulating each of the plurality of sections;
- receive, from an emulator, an emulation signal of the DUT traced by the emulator based on emulation of the one or more partitions of the DUT;
- determine, from the plurality of sections of the DUT, a subset of sections to simulate to produce the design signal, based on the stored information;
- simulate the subset of sections based on the emulation signal;
- and
- produce the design signal based on the simulation of the subset of sections.
A computer-implemented method comprising:
- receiving a request for a design signal of a design under test (DUT);
- identifying one or more partitions of the DUT to be emulated based on the request for the design signal, the one or more partitions selected to minimize a number of emulation signals traced during emulation;
- storing information indicating signals obtainable from the one or more partitions of the DUT, describing designs of a plurality of sections of the DUT, indicating signals obtainable from the plurality of sections, and indicating signals used in simulating each of the plurality of sections;
- receiving, from an emulator, an emulation signal of the DUT traced by the emulator based on emulation of the one or more partitions of the DUT;
- determining, from the plurality of sections of the DUT, a subset of sections to simulate to produce the design signal, based on the stored information;
- simulating the subset of sections based on the emulation signal;
- and
- producing the design signal based on the simulation of the subset of sections.
Dependencies are inferred from the claim text.