Loading patent…
AssigneeQUALCOMM Incorporated
InventorsRichard Gerard Hofmann, Jaya Prakash Subramaniam Ganasan, Brandon Wayne Lewis
Estimating the term…
Bus clock frequency scaling for a bus interconnect and related devices, systems, and methods are disclosed. In one embodiment, the bus interconnect comprises an interconnect network configurable to connect a master port(s) to a slave port(s). A bus interconnect clock signal clocks the interconnect network. The controller is configured to receive bandwidth information related to traffic communicated over the master port(s) and the slave port(s). The controller is further configured to scale (e.g., increase or decrease) the frequency of the bus interconnect clock signal if the bandwidth of the master port(s) and/or the slave port(s) meets respective bandwidth condition(s), and/or if the latency of the master port(s) meets a respective latency condition(s) for the master port(s). The master port(s) and/or slave port(s) can also be reconfigured in response to a change in frequency of the bus interconnect clock signal to optimize performance and conserve power.
A bus interconnect, comprising:
A method of scaling a bus interconnect clock signal for a bus interconnect, comprising:
A bus interconnect, comprising:
A method of scaling a bus interconnect clock signal for a bus interconnect, comprising:
A non-transitory computer-readable medium having stored thereon computer executable instructions to cause a processor to:
A non-transitory computer-readable medium having stored thereon computer executable instructions to cause a processor to:
A bus interconnect, comprising:
A bus interconnect, comprising:
Dependencies are inferred from the claim text.