Methods of forming integrated circuit package
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChen-Hua Yu, Chi-Hsi Wu, Wen-Chih Chiou, Hsiang-Fan Lee, Shih-Peng Tai, Tang-Jung Chiu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChen-Hua Yu, Chi-Hsi Wu, Wen-Chih Chiou, Hsiang-Fan Lee, Shih-Peng Tai, Tang-Jung Chiu
Estimating the term…
A method for forming integrated circuit packages is presented. A first plurality of first tier stacks are mounted to the substrate, wherein the substrate has one or more contact pads corresponding to each of the first tier stacks and has one or more probing pads associated with each of the first tier stacks. Each of the first tier stacks is electrically tested to identify known good first tier stacks and known bad first tier stacks. A first plurality of stacking substrates are mounted to the known good first tier stacks, thereby forming a plurality of second tier stacks. Each of the second tier stacks is electrically tested to identify known good second tier stacks and known bad second tier stacks.
A method for forming integrated circuit packages, the method comprising:
A method for forming integrated circuit packages, the method comprising:
A method for forming integrated circuit packages, the method comprising:
Dependencies are inferred from the claim text.