Apparatus and methods for input bias current reduction
AssigneeAnalog Devices, Inc.
InventorYoshinori Kusuda
Life of this patent
Estimating the term…
Loading patent…
AssigneeAnalog Devices, Inc.
InventorYoshinori Kusuda
Estimating the term…
Apparatus and methods for reducing input bias current of electronic circuits are provided herein. In certain implementations, an electronic circuit includes a first input terminal, a second input terminal, an input circuit, and a plurality of input switches including at least a first input switch and a second input switch. The first input switch is electrically connected between the first input terminal and a first input of the input circuit, the second input switch is electrically connected between the second input terminal and a second input of the input circuit, and the first and second input switches can be opened and closed using a clock signal. The electronic circuit further includes a charge compensation circuit for compensating for charge injection through the first and second input switches during transitions of the clock signal.
An electronic circuit comprising:
A method of reducing input bias current, the method comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.